A Framework for Crossing Temperature-Induced Timing Errors Underlying Hardware Accelerators to the Algorithm and Application LayersIEEE TRANSACTIONS ON COMPUTERSIF3.82022-02-014PRE
Rio Grande do Sul Workshop [IEEE CASSW 2021-The 11th IEEE CASS]IEEE CIRCUITS AND SYSTEMS MAGAZINEIF3.52022-01-010OA
Fixed-Point NLMS and IPNLMS VLSI Architectures for Accurate FECG and FHR Processingieee transactions on circuits and systems i regular papersIF4.92021-10-0116PRE
Power-, Area-, and Compression-Efficient Eight-Point Approximate 2-D Discrete Tchebichef Transform Hardware Design Combining Truncation Pruning and Efficient Transposition BuffersIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERSIF5.22019-02-0120PREAI
A Power-Predictive Environment for Fast and Power-Aware ASIC-Based FIR Filter Design2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDSIF02017-08-283PREAI
个人简介
教育背景
工作经历
荣誉奖项
未登录.png){kind=icon}
未登录个人简介教育背景工作经历荣誉奖项
研究方向