A CMOS BD-BCI: Neural Recorder With Two-Step Time-Domain Quantizer and Multipolar Stimulator With Dual-Mode Charge Balancingieee transactions on circuits and systems i regular papersIF4.92024-12-012OA
An Isolated Frequency Compensation Technique for Ultra-Low-Power Low-Noise Two-Stage OTAsIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFSIF4.92024-01-014PRE
Benchtop and bedside validation of a low-cost programmable cortical stimulator in a testbed for bi-directional brain-computer-interface research在用于双向脑-计算机接口研究的测试床上对低成本可编程皮质刺激器进行台式和床边验证FRONTIERS IN NEUROSCIENCEIF3.22023-01-125OAAI
A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact SuppressionIEEE Journal of Solid-State CircuitsIF5.62021-01-010PRE
Optimal artifact suppression in simultaneous electrocorticography stimulation and recording for bi-directional brain-computer interface applicationsJOURNAL OF NEURAL ENGINEERINGIF3.82020-04-2910PREAI
An Energy-Efficient CMOS Dual-Mode Array Architecture for High-Density ECoG-Based Brain-Machine Interfaces一种用于高密度ECoG脑机接口的节能CMOS双模阵列结构ieee transactions on circuits and systems i regular papersIF4.92020-04-0121OAAI