科言猫
学术研究的AI总结
首页
文献互助
订阅
我的收藏
科研工具
选题分析
论文总结
专利管理
未登录
返回
S
Shen-Iuan Liu
National Taiwan University
37
H指数
294
论文数
6.0K
被引数
0
相关解读
订阅
收录论文
72
发表时间
发表时间
IF
被引数
A Gain-Boosting Reference-Double-Sampling PLL Using Tail-Feedback VCO With Implicit Common-mode Resonance
一种采用尾反馈VCO并具有隐式共模谐振的增益提升型参考双采样PLL
IEEE Transactions on Circuits and Systems II: Express Briefs
IF
0
2025-10-03
0
PRE
AI
Yun-Ta Wu; Shen-Iuan Liu
分享
收藏
A 59.6fsrms Jitter Sub-Sampling PLL With Foreground Open-Loop Gain Calibration
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2025-01-01
0
PRE
AI
Yen, Yu-Chi; Liu, Shen-Iuan
分享
收藏
A 48-Gb/s Baud-Rate PAM-4 Receiver Using Modified Time-Interpolated Latches
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2024-09-01
0
PRE
AI
Huang, Yuan-Pang; Liu, Shen-Iuan
分享
收藏
A 1.45-pJ/b 16-Gb/s Edge-Based Sub-Baud-Rate Digital CDR Circuit
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2022-12-01
4
PRE
AI
Huang, Wen-Chi; Liu, Shen-Iuan
分享
收藏
A 2-3 GHz Fast-Locking PLL Using Phase Error Compensator
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2022-04-01
6
PRE
AI
Chang, Jia-Rong; Liu, Shen-Iuan
分享
收藏
A 20-Gb/s Jitter-Tolerance-Enhanced Digital CDR With One-Tap DFE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2022-03-01
4
OA
AI
Chen, Wei-Ming; Yao, Yun-Sheng; Liu, Shen-Iuan
分享
收藏
A Low-Jitter Sub-Sampling PLL With a Sub-Sampling DLL
具有子采样DLL的低抖动子采样PLL
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2022-02-01
10
PRE
AI
Qian, Yuan Cheng; Chao, Yen Yu; Liu, Shen Iuan
分享
收藏
A Wide-Range FD for Referenceless Baud-Rate CDR Circuits
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2022-01-01
0
PRE
AI
Yao, Yun-Sheng; Huang, Chang-Cheng; Liu, Shen-Iuan
分享
收藏
A 10.4-16-Gb/s Reference-Less Baud-Rate Digital CDR With One-Tap DFE Using a Wide-Range FD
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2021-11-01
8
OA
AI
Chen, Wei-Ming; Yao, Yun-Sheng; Liu, Shen-Iuan
分享
收藏
A Jitter-Tolerance-Enhanced Digital CDR Circuit Using Background Loop Gain Controller
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2021-06-01
1
PRE
AI
Yao, Yun-Sheng; Huang, Chang-Cheng; Liu, Shen-Iuan
分享
收藏
A Type-I PLL With Foreground Loop Bandwidth Calibration
一种具有前台环路带宽校准的I型锁相环
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2021-04-01
3
PRE
AI
Chou, Ming-Han; Liu, Shen-Iuan
分享
收藏
High-Q Support Transducer MEMS Resonators Enabled Low-Phase-Noise Oscillators
高品质因数支撑的压电MEMS谐振器实现了低相位噪声振荡器
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL
IF
3.7
2021-04-01
12
PRE
AI
Jen, Hsin-Tung; Pillai, Gayathri; Liu, Shen-Iuan; Li, Sheng-Shian
分享
收藏
A 2.4-3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2021-03-01
8
PRE
AI
Lu, Yong-Ru; Liu, Shen-Iuan; Yang, Yu-Che; Kang, Han-Chang; Chen, Chih-Lung; Chan, Ka-Un; Lin, Ying-Hsi
分享
收藏
A 5-Gb/s Adaptive Digital CDR Circuit With SSC Capability and Enhanced High-Frequency Jitter Tolerance
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2021-01-01
5
PRE
AI
Chang, Shun-Chi; Liu, Shen-Iuan
分享
收藏
An Indoor Photovoltaic Energy Harvester Using Time-Based MPPT and On-Chip Photovoltaic Cell
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2020-11-01
26
PRE
AI
Chang, Ming-Chia; Liu, Shen-Iuan
分享
收藏
A 1.22 mW 2.4 GHz PLL Using a Single-Ring-Oscillator-Based Integrator With Background Frequency Calibration
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2020-07-01
5
PRE
AI
Su, Guan-Yu; Liu, Shen-Iuan
分享
收藏
A 13.56 MHz Current-Mode Wireless Power Receiver With Energy-Investment Capability
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2020-02-01
2
PRE
AI
Kuo, Chung-Jen; Liu, Shen-Iuan
分享
收藏
A PVT-Tolerant Injection-Locked Clock Multip er With a Frequency Calibrator Using a Delay Time Detector
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2019-02-01
1
PRE
AI
Tien, Che-Wei; Liu, Shen-Iuan
分享
收藏
A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2018-06-01
9
PRE
AI
Tien, Che-Wei; Liu, Shen-Iuan
分享
收藏
A 0.31-pJ/bit 20-Gb/s DFE With 1 Discrete Tap and 2 IIR Filters Feedback in 40-nm-LP CMOS
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2017-11-01
20
PRE
AI
Chen, Kuan-Yu; Chen, Wei-Yung; Liu, Shen-Iuan
分享
收藏
研究方向
暂时未获取到该数据
合作学者
合作期刊
C
Chi‐Kuang Sun
H 指数: 55 · 论文数: 612
I
Ivan Lee
H 指数: 53 · 论文数: 424
J
Jen‐Ren Wang
H 指数: 51 · 论文数: 173
P
Pai‐Chi Li
H 指数: 35 · 论文数: 323
T
Tzu‐Ming Liu
H 指数: 31 · 论文数: 180
查看更多