arrow
返回

A dynamic voltage scaled microprocessor system

delete2000-11-01
delete566
PRE
AI
B
Burd, TD
P
Pering, TA
S
Stratakos, AJ
B
Brodersen, RW
DOI:10.1109/4.881202delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
A microprocessor system is presented in which the supply voltage and clock frequency can be dynamically varied so that the system can deliver high throughput when required while significantly extending battery life during the low speed periods. The system consists of a de-de switching regulator, an ARM V4 microprocessor with a 16-kB cache, a bank of 64-kB SRAM ICs, and an I/O interface IC, The four custom chips were fabricated in a standard 0.6-mum 3-metal CMOS process. The system can dynamically vary the supply voltage from 1.2 to 3.8 V in less than 70 mus. This provides a throughput range of 6-85 MIPS with an energy consumption of 0.54-5.6 mW/MIP yielding an effective energy efficiency as high as 26 200 MIPS/W.
Keyword:
adaptive processor
energy efficient
low power
variable voltage
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Journal of Solid-State Circuits
IF:
5.6
论文数:
916
被引数:
2.7W

机构

暂无机构信息
引用论文

引用论文

In Situ Hybridization Studies of Stromelysin and Collagenase Messenger RNA Expression in Rheumatoid Synovium
err2005-12-09
err0
PREAI
errEllen M. Gravallese; Jama M. Darling; Amy L. Ladd; Jeffrey N. Katz; Laurie H. Glimcher
err分享
err收藏
err分享
err收藏
LOW-POWER CMOS DIGITAL DESIGN
err1992-04-01
err1.5K
errOAAI
errCHANDRAKASAN, AP; SHENG, S; BRODERSEN, RW
err分享
err收藏
err分享
err收藏
err分享
err收藏
err分享
err收藏
没有更多内容