.png){kind=icon}
返回
A High Performance Deblocking Filter Hardware for High Efficiency Video Coding
.png){kind=icon}
PRE
AI
DOI：10.1109/TCE.2013.6626260.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The recently developed High Efficiency Video Coding (HEVC) international video compression standard uses adaptive deblocking filter for reducing blocking artifacts. Deblocking filters increase both subjective and objective quality. But, they have high computational complexity. Therefore, in this paper, the first HEVC deblocking filter hardware in the literature is proposed. Two parallel datapaths are used in the proposed hardware in order to increase its performance. The proposed hardware is implemented in Verilog HDL. The Verilog RTL code is verified to work correctly on an FPGA board. The proposed HEVC deblocking filter hardware can code 30 full HD (1920x1080) video frames per second. Therefore, it can be used in consumer electronics products that require a real-time HEVC encoder or decoder.(1)
Keyword:
HEVC
Deblocking Filter
Hardware Implementation
FPGA
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
10.9
论文数:
5.1K
被引数:
6.8K
机构
引用论文
Faux anévrisme post-traumatique de l’artère hépatique. À propos d’une observation肝动脉创伤性假性动脉瘤。病例报告
.png){kind=icon}
PREAI
分享收藏Complexity Control of High Efficiency Video Encoders for Power-Constrained Devices针对功率受限设备的高效视频编码器的复杂度控制
PREAI
分享收藏Localización de la arteria poplítea y su relación con el riesgo vascular en la sutura del cuerno posterior del menisco externo腘动脉的定位及其与外侧半月板后角缝合术血管风险的关系
PREAI
分享收藏分享收藏
查看更多内容