arrow
返回

A High Performance FPGA-Based Architecture for the Future Video Coding Adaptive Multiple Core Transform

delete2018-02-01
delete32
PRE
AI
M
M.J. Garrido *
F
Fernando Pescador
M
Miguel Chavarrías
P
Pedro J. Lobo
C
C. Sanz
DOI:10.1109/TCE.2018.2812459delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Future video coding (FVC) will be the next generation video coding standard. Yet in the first stages of the standardization process, it is expected to replace high efficiency video coding beyond 2020. One of the enhancements in discussion is the adaptive multiple core transform, which uses five different types of 2-D discrete sine/cosine transforms (DCT-II, DCT-V, DCT-VIII, DST-I, and DST-VII) and up to 64 x 64 transform unit sizes. This schema, increases the computational complexity of both, encoder and decoder. In this paper, a deeply pipelined high performance architecture to implement the five transforms for 4 x 4, 8 x 8, 16 x 16, and 32 x 32 sizes is proposed. The design has been described in VHDL and it has been synthesized for different Field-programmable gate array chips, being able to process up 182 fps@3840 x 2160 for 4 x 4 transform sizes. Up the best of our knowledge, this is the first implementation of an architecture for the FVC Adaptive Multiple Core Transform supporting 4 x 4, 8 x 8, 16 x 16, and 32 x 32 sizes.
Keyword:
Adaptive multiple core transform
field-programmable gate array (FPGA)
future video coding (FVC)
hardware architecture
pipeline
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

IEEE Transactions on Consumer Electronics 封面图
IEEE Transactions on Consumer Electronics
IF:
10.9
论文数:
5.1K
被引数:
6.8K

机构

U
Universidad Politecnica de Madrid
学者数:
1.4W
论文数: 1.2W
被引数: 10
引用论文

引用论文

High Performance 2D Transform Hardware for Future Video Coding
err2017-05-01
err41
PREAI
errMert, Ahmet Can; Kalali, Ercan; Hamzaoglu, Ilker
err分享
err收藏
没有更多内容