返回
High Performance 2D Transform Hardware for Future Video Coding
DOI:10.1109/TCE.2017.014862.png)
摘要
En 中文
Future Video Coding (FVC) is a new international video compression standard offering much better compression efficiency than previous video compression standards at the expense of much higher computational complexity. In this paper, two different high performance FVC 2D transform hardware are designed and implemented using Verilog HDL. They are the first FVC 2D transform hardware in the literature. They perform 2D DCT-II, DCT-V, DCT-VIII, DST-I, and DST-VII operations for 4x4 and 8x8 transform units. The first (baseline) hardware uses separate datapaths for each 1D transform. Since the second (reconfigurable) hardware uses two reconfigurable datapaths for all 1D transforms, it has smaller area than the baseline hardware. Since the baseline hardware uses data gating technique, it has lower energy consumption than the reconfigurable hardware. Therefore, the proposed FVC baseline 2D transform hardware can be used in high performance and low energy FVC encoders. The proposed FVC reconfigurable 2D transform hardware can be used in high performance and low cost FVC encoders.
Keyword:
Discrete Cosine Transform
Discrete Sine Transform
FVC
Hardware Implementation
FPGA
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
10.9
论文数:
5.1K
被引数:
6.8K
机构
引用论文
Mesenchymal Stem Cell Transplantation for Liver Cell Failure: A New Direction and Option间充质干细胞移植治疗肝细胞衰竭:一个新的方向和选择

