返回
Accumulator-based pseudo-exhaustive two-pattern generation
DOI:10.1016/j.sysarc.2007.02.002.png)
摘要
En 中文
In this paper, a novel scheme for the generation of pseudo-exhaustive two-pattern tests for combinational modules under test is presented. The proposed scheme utilizes an accumulator with 1's complement adder to generate the patterns in time equal to the theoretical minimum. Since accumulators are commonly found in current, high-speed signal processing VLSI circuits, the presented scheme may prove a practical solution for the pseudo-exhaustive testing of such circuits for delay and stuck-open faults. Comparisons of the proposed scheme with previously proposed schemes for pseudo-exhaustive two-pattern testing reveals that the proposed generator compares favorably with respect to the required hardware overhead. (c) 2007 Published by Elsevier B.V.
Keyword:
built-in self test
two-pattern testing
accumulator-based test generation
delay fault testing
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.1
论文数:
3.0K
被引数:
4.2K
机构
暂无机构信息
引用论文
Assessment of Obstetrician Knowledge and Aptitude for the Treatment of Hepatitis C in the Postpartum Period Prior to Protocol Implementation产科医生在产后期间治疗丙型肝炎的知识和能力的评估(在方案实施之前)
New Insights on the Proton Pump Associated with Cytochromeb6fTurnovers from the Study of H/D Substitution Effects on the Electrogenicity and Electron Transfer Reactions
Biochemistry
IF0
没有更多内容

