arrow
返回

Accurate Fixed-Point Logarithmic Converter

delete2014-07-01
delete17
PRE
AI
D
Davide De *
M
Mariangela Genovese
E
Ettore Napoli
N
Nicola Petra
A
A.G.M. Strollo
DOI:10.1109/TCSII.2014.2327306delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
The hardware computation of the logarithm function is required in several applications, ranging from signal and image processing to telecommunication systems. This brief shows that most of previous proposed logarithmic converters, based on piecewise linear approximations, suffer from large errors when dealing with fixed-point input values with many fractional bits, a situation often encountered in practical applications. Thus, this brief proposes a novel logarithmic converter, using nonuniform segmentation and piecewise linear approximation. A rigorous technique that allows computing the optimal segmentation and the coefficients values for a prescribed precision is described in this brief. For fixed-point input values, the proposed approach allows obtaining a sensibly lower error, for the same number of nonuniform segments, compared with previously published results. Implementation details and synthesis results in a 65-nm CMOS technology are also presented.
Keyword:
Computer arithmetic
digital signal processing
logarithm
very-large-scale integration (VLSI) systems
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

U
University of Naples Federico II
学者数:
4.7W
论文数: 3.6W
被引数: 51
引用论文

引用论文

err分享
err收藏
err分享
err收藏
Multipartite table methods
err2005-03-01
err133
errOAAI
errde Dinechin, F; Tisserand, A
err分享
err收藏
Numerical function generators using LUT cascades
err2007-06-01
err51
errOAAI
errSasao, Tsutomu; Nagayama, Shinobu; Butler, Jon T.
err分享
err收藏
学者 查看更多内容