An architecture for tolerating processor failures in shared-memory multiprocessors

doi:10.1109/12.543705

1996-01-01

DOI：10.1109/12.543705

原文链接

原文求助

摘要

En 中文

This paper focuses on the problem of fault tolerance in shared memory multiprocessors, and describes an architecture designed for transparently tolerating processor failures. The Recoverable Shared Memory (RSM) is the novel component of this architecture, providing a hardware supported backward error recovery mechanism which minimizes the propagation of recovery when a processor fails. The RSM permits a shared memory multiprocessor to be constructed using standard caches and cache coherence protocols, and does not require any changes to be made to applications software. The performance of the recovery scheme supported by the RSM is evaluated and compared with other schemes that have been proposed for fault tolerant shared memory multiprocessors. The performance study has been conducted by simulation using address traces collected from real parallel applications.

Keyword:

shared memory multiprocessor

fault tolerance

stable storage

backward error recovery

simulation, performance

期刊

IEEE Transactions on Computers

IF:

3.8

论文数:

5.4K

被引数:

9.8K

机构

暂无机构信息

引用论文

Network-level effects of optogenetic stimulation in a computer model of macaque primary motor cortex

BMC Neuroscience

IF0

2014-07-21

OAAI

Cliff C Kerr; Daniel J O'Shea; Werapong Goo; Salvador Dura-Bernal; Joseph T Francis; Ilka Diester; Paul Kalanithi; Karl Deisseroth; Krishna V Shenoy; William W Lytton

Antioxidant Activities of Bile Pigments

Antioxidants and Redox Signaling

IF0

2004-10-01

PREAI

Roland Stocker

Superbugs: How they evolve and minimize the cost of resistance

Current Infectious Disease Reports

IF0

1999-10-01

PREAI

Donald E. Low; James D. Kellner; Gerard D. Wright