返回
An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning
DOI:10.1145/3615661.png)
摘要
En 中文
Convolutional neural networks (CNNs) have been widely deployed in computer vision tasks. However, the computation and resource intensive characteristics of CNN bring obstacles to its application on embedded systems. This article proposes an efficient inference accelerator on Field Programmable Gate Array (FPGA) for CNNs with depthwise separable convolutions. To improve the accelerator efficiency, we make four contributions: (1) an efficient convolution engine with multiple strategies for exploiting parallelism and a configurable adder tree are designed to support three types of convolution operations; (2) a dedicated architecture combined with input buffers is designed for the bottleneck network structure to reduce data transmission time; (3) a hardware padding scheme to eliminate invalid padding operations is proposed; and (4) a hardware-assisted pruning method is developed to support online tradeoff between model accuracy and power consumption. Experimental results show that for MobileNetV2 the accelerator achieves 10x and 6x energy efficiency improvement over the CPU and GPU implementation, and 302.3 frames per second and 181.8 GOPS performance that is the best among several existing single-engine accelerators on FPGAs. The proposed hardware-assisted pruning method can effectively reduce 59.7% power consumption at the accuracy loss within 5%.
Keyword:
CNN accelerator
depthwise-seperable convolution
bottleneck
model compression
期刊
IF:
2.8
论文数:
599
被引数:
810
机构
引用论文
The power of obfuscation techniques in malicious JavaScript code: A measurement study恶意JavaScript代码中混淆技术的功能: 一项测量研究
Pharmacy College Admission Test (PCAT) as a Predicator of Academic Success. II: A Progress Report药学学院入学考试(PCAT)作为学业成功的预测因子。II:进展报告
Model Compression and Hardware Acceleration for Neural Networks: A Comprehensive Survey神经网络的模型压缩和硬件加速: 综合调查
PROCEEDINGS OF THE IEEE
IF25.9
没有更多内容

