arrow
返回

Dynamic Dataflow Scheduling and Computation Mapping Techniques for Efficient Depthwise Separable Convolution Acceleration

delete2021-08-01
delete29
PRE
AI
B
Baoting Li
H
Hang Wang
张
张续冲 (Xuchong Zhang)
任
任杰 (Jie Ren)
刘龙军 封面图
刘龙军 (Longjun Liu)
孙
孙宏滨 (Hongbin Sun) *
N
Nanning Zheng
DOI:10.1109/TCSI.2021.3078541delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Depthwise separable convolution (DSC) has become one of the essential structures for lightweight convolutional neural networks. Nevertheless, its hardware architecture has not received much attention. Several previous hardware designs incur either high off-chip memory traffic or large on-chip memory usage, and hence have deficiency in terms of hardware efficiency as well as performance. This paper proposes two efficient dynamic design techniques, i.e. adaptive row-based dataflow scheduling and adaptive computation mapping, to achieve a much better trade-off between hardware efficiency and performance for DSC-based lightweight CNN accelerator. The effectiveness and efficiency of the proposed dynamic design techniques have been extensively evaluated using six DSC-based lightweight CNNs. Compared with the reference architectures, the simulation results show the proposed architectural techniques can at least reduce on-chip buffer size by 50.4% and improve the performance of convolution calculation by 1.18x while maintaining the minimum off-chip memory traffic. MobileNetV2 is implemented on Zynq UltraScale+ ZCU102 SoC FPGA, and the results show the proposed accelerator can achieve 381.7 frames per second (fps), which is 1.43x of the reference design, and it can save about 36.3% on-chip buffer size compared with the reference design, while maintaining the same off-chip memory traffic.
Keyword:
Convolutional neural network
depthwise separable convolution
adaptive row-based dataflow scheduling
adaptive computation mapping
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

IEEE Transactions on Circuits and Systems I-Regular Papers 封面图
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
论文数:
9.9K
被引数:
2.2W

机构

X
xi'an jiaotong university
学者数:
9.3W
论文数: 6.7W
被引数: 75
引用论文

引用论文

err分享
err收藏
A Domain-Specific Supercomputer for Training Deep Neural Networks
err2020-06-18
err176
errOAAI
errJouppi, Norman P.; Yoon, Doe Hyun; Kurian, George; Li, Sheng; Patil, Nishant; Laudon, James; Young, Cliff; Patterson, David
err分享
err收藏
A Real-Time Architecture for Pruning the Effectual Computations in Deep Neural Networks
err2021-05-01
err7
PREAI
errAsadikouhanjani, Mohammadreza; Zhang, Hao; Gopalakrishnan, Lakshminarayanan; Lee, Hyuk-Jae; Ko, Seok-Bum
err分享
err收藏
Perception of symptoms and quality of life – comparison of patients’ and physicians’ views in the COPD MIRROR study
err2017-07-01
err0
errOAAI
errBartolome Celli; Francesco Blasi; Mina Gaga; Dave Singh; Claus Vogelmeier; Valeria Pegoraro; Nicoletta Caputo; Alvar Agusti
err分享
err收藏
学者 查看更多内容