.png){kind=icon}
返回
An Efficient Ring Polynomial Multiplication Accelerator for Homomorphic Encryption
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2023.3295614.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Fully homomorphic encryption has become a key technique for solving the conflict between cloud services and privacy preservation. The most time-consuming step in homomorphic schemes is ring polynomial multiplication (RPM). Number theory transform (NTT) and Karatsuba algorithms are efficient to accelerate RPM, yet they are limited by the modulus operations and degrees of the polynomial. The systolic array is adopted for RPM processing recently. However, a modular reduction operation is required as post-processing which increases the overall delay. This brief has proposed a cyclic systolic array architecture without a dedicated reduction unit by re-routing the output of the systolic array for reusing, resulting in a 50% clock cycles saving of processing time. The corresponding FPGA implementation has a reduction of 72.9% and 33.8% when n=256 and n=1024 for equivalent area time product (eATP), respectively, therefore achieving an improved trade-off between performance and resource consumption.
Keyword:
Fully homomorphic encryption
RLWE
negative wrapped convolution
systolic array
FPGA
ATP
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
.png){kind=icon}
ReMCA: A Reconfigurable Multi-Core Architecture for Full RNS Variant of BFV Homomorphic Evaluation
PREAI
分享收藏Efficient Hardware Arithmetic for Inverted Binary Ring-LWE Based Post-Quantum Cryptography基于倒二进制环LWE的后量子密码的高效硬件算法
OAAI
OAAI分享收藏
查看更多内容