.png){kind=icon}
返回
An FPGA-Based Linear All-Digital Phase-Locked Loop
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2010.2046237.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
In this paper, an all-digital phase-locked loop (ADPLL) is presented, and it is implemented on a field-programmable gate array. All components like the phase detector (PD), oscillator, and loop filter are realized as digital discrete-time components fed from analog-to-digital converters. The phase detection is realized by generating first an analytic signal using a compact implementation of the Hilbert transform and then computing the instantaneous phase with the CORDIC algorithm. A phase-unwrap component was realized, which extends the linear range of the PD, so that the linear model is valid in the full frequency range. This property leads to a constant lock-in time for arbitrary frequency changes. An analytic solution for the lock-in frequency range and the stability range including processing delays is given. All relations to design an ADPLL of the presented structure are derived. A detailed example application of an ADPLL designed as an offset local oscillator is given.
Keyword:
All-digital phase-locked loop (ADPLL)
direct digital synthesizer (DDS)
field-programmable gate array (FPGA)
PLL
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
引用论文
Reproducibility of uroflow measurement: experience during a double-blind, placebo-controlled study of doxazosin in benign prostatic hyperplasia.png)
Urology
UrologyIF0
PREAI
分享收藏分享收藏Design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy
OAAI
OAAI分享收藏
查看更多内容