.png){kind=icon}
返回
Efficient Hardware Implementations of Low Bit Depth Motion Estimation Algorithms
.png){kind=icon}
PRE
AI
DOI：10.1109/LSP.2009.2017222.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
In this paper, we present efficient hardware implementation of multiplication free one-bit transform (MF1BT) based and constraint one-bit transform (C-1BT) based motion estimation (ME) algorithms, in order to provide low bit-depth representation based full search block ME hardware for real-time video encoding. We used a source pixel based linear array (SPBLA) hardware architecture for low bit depth ME for the first time in the literature. The proposed SPBLA based implementation results in a genuine data flow scheme which significantly reduces the number of data reads from the current block memory, which in turn reduces the power consumption by at least 50% compared to conventional 1BT based ME hardware architecture presented in the literature. Because of the binary nature of low bit-depth ME algorithms, their hardware architectures are more efficient than existing 8 bits/pixel representation based ME architectures.
Keyword:
Low bit-depth motion estimation
motion estimation hardware
source pixel based linear arrays
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
9.6
论文数:
1.1W
被引数:
1.7W
机构
引用论文
Symbolae botanicae, sive plantarum, tam earum, quas in itinere, imprimis orientali《植物学汇刊》，或植物，包括那些在旅行中，尤其是东方旅行中发现的植物。.png)
OAAI
IF0
OAAI分享收藏The Impact of Pre-existing Immunity on the Non-clinical Pharmacodynamics of AAV5-Based Gene Therapy
OAAI
OAAI分享收藏Multiplication-free one-bit transform for low-complexity block-based motion estimation用于低复杂度基于块的运动估计的无乘法一位变换
PREAI
分享收藏
查看更多内容