返回
Fast Hardware Architecture for 2-D Separable Convolution Operations
DOI:10.1109/TCSII.2018.2819187.png)
摘要
En 中文
2-D convolution is a widely used low-level image processing operation, especially in spatial filtering, sharpening, and edge detection. Real-time implementation of the convolution operation is a challenging task due to its increasing computational cost with increasing kernel and input image size. This brief focuses on the real-time implementation of a separable convolution operation based on distributed arithmetic with support for processing high-resolution images using large size kernel. The architecture processes pixels immediately whenever available from external memory, achieving low processing time compared to existing works. Two FPGA architectures, namely single window separable convolution (SWSC) architecture and multi-window separable convolution (MWSC) architecture, are proposed. These architectures are realized based on concurrent access of stored pixels and parallel processing of overlapped window in order to attain higher performance/area utilization. Implementation results show that SWSC architecture achieves better processing time and area utilization at the cost of lower throughput compared to MWSC architecture.
Keyword:
Separable convolution
distributed arithmetic
FPGA
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Working Pressure Dependence of WO3-xThin Films Prepared by Reactive Facing Targets SputteringWO3-x薄膜的制备及其工作压力依赖性研究(采用反应性对靶磁控溅射法)
Effects of multi-source plant-derived urease enzyme on the morphology, growth, size, and distribution behavior of calcium carbonate through enzyme-induced carbonate precipitation method: a microfluidic chip experiment多源植物源性脲酶酶对碳酸钙形态、生长、尺寸及分布行为的影响:基于酶诱导碳酸沉淀法的微流控芯片实验
ACTA GEOTECHNICA
IF5.7
没有更多内容

