返回
Leakage current optimization techniques during test based on don't care bits assignment
DOI:10.1007/s11390-007-9091-x.png)
摘要
En 中文
It is a well-known fact that test power consumption may exceed that during functional operation. Leakage power dissipation caused by leakage current in Complementary Metal-Oxide-Semiconductor (CMOS) circuits during test has become a significant part of the total power dissipation. Hence, it is important to reduce leakage power to prolong battery life in portable systems which employ periodic self-test, to increase test reliability and to reduce test cost. This paper analyzes leakage current and presents a kind of leakage current simulator based on the transistor stacking effect. Using it, we propose techniques based on don't care bits (denoted by Xs) in test vectors to optimize leakage current in integrated circuit (IC) test by genetic algorithm. The techniques identify a set of don't care inputs in given test vectors and reassign specified logic values to the X inputs by the genetic algorithm to get minimum leakage vector (MLV). Experimental results indicate that the techniques can effectually optimize leakage current of combinational circuits and sequential circuits during test while maintaining high fault coverage.
Keyword:
leakage current
don't care bits
minimum leakage vector
leakage power
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
J
IF:
1.3
论文数:
76
被引数:
1.5K
机构
暂无机构信息
引用论文
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
PROCEEDINGS OF THE IEEE
IF25.9
Novel Mutation in the α-Tropomyosin Gene and Transition From Hypertrophic to Hypocontractile Dilated Cardiomyopathy
Circulation
IF0

