返回
Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation
DOI:10.1109/TC.2015.2479617.png)
摘要
En 中文
As a result of huge advancements in VLSI technology, more and more complex circuits are being implemented making not only the whole digital system more prone to faults, but also the fault detector itself susceptible to faults resulting in the requirement of concurrent fault detection architecture of the encoders and decoders. In this paper, we present a multiple-bit parity-based fault detection architecture for parallel CRC computation. After analyzing the parallel implementation of CRC, we present a formulation to generate a multiple-bit parity prediction structure to incorporate the fault detection architecture. Using the formulations of digit level CRC architecture, the checksum is divided into few blocks and predicted multiple-bit parity of the blocks are compared with the actual parity bits. Finally, with the help of software simulation and ASIC implementation, we show that the proposed scheme is highly efficient in terms of fault detection capability whereas it involves small area and time overhead. As an example, we have shown that the worst case area overhead is 25.7 percent for CRC-32 with four parity bits, and corresponding time overhead is 15.6 percent.
Keyword:
CRC
parity prediction
fault detection
multiple-bit
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Variation in morphology of the pistillate flowers of Astrocaryum urostachys (Palmae) in Amazonian Ecuador亚马逊厄瓜多尔Astrocaryum urostachys(棕榈科)雌花的形态变异
Switchable Multi-Wavelength Thulium-Doped Fiber Laser Using Four-Mode Fiber Based Sagnac Loop Filter

