.png){kind=icon}
.png){kind=icon}
Return
Network-Architecture-Aware Multiplexer Decomposition for Technology Mapping
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2024.3391004.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
The decomposition of multiplexers (MUXes) implies the representation of n-to-1 MUXes in terms of basic logic gates. This decomposition significantly impacts the performance of the subsequent optimization and matching in technology mapping. In this brief, we propose a network-architecture-aware multiplexer decomposition that decomposes an n-to-1 MUX into one of two significantly distinct architectures. Specially, a delay-evaluation-based guidance scheme estimates the total delay of the two architectures and then selects the optimal architecture for decomposing. Experimental results demonstrate that our algorithm outperforms Yosys and Design Compiler.
Keywords:
Logic synthesis
technology mapping
technology decomposition
multiplexer decomposition
multiplexer
Logic synthesis
technology mapping
technology decomposition
multiplexer decomposition
multiplexer
Journal
I
IF:
4.9
Papers:
8.8K
Citations:
2.5W