.png){kind=icon}
返回
Power Efficient Motion Estimation Algorithm and Architecture Based on Pixel Truncation
.png){kind=icon}
PRE
AI
DOI：10.1109/TCE.2011.6131154.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
A new block matching algorithm and its VLSI architecture for performing Motion Estimation (ME) are presented in this paper. In the reported fast two stage search algorithm, ME is performed in two stages. In the first stage, pixel truncation is used. In the second stage, ME is performed with full pixel resolution with an adaptive search pattern. The main advantage of the proposed algorithm is the inclusion of an early termination mechanism to reduce overall power consumption for the resulting architecture. The paper also introduces a suitable architecture to implement the proposed ME algorithm. In this architecture, a new memory management scheme has been proposed so that different bit planes can be accessed at different stages of ME from the same memory module. It has been shown that the proposed architecture can save approximately 27% power compared to another recently reported architecture. The proposed architecture can therefore be considered suitable for portable, battery-powered video consumer devices(1).
Keyword:
Low power design
variable block size motion estimation architecture
pixel truncation
fast two stage search algorithm
adaptive search pattern
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
10.9
论文数:
5.3K
被引数:
6.8K
机构
引用论文
.png){kind=icon}
Multiplication-free one-bit transform for low-complexity block-based motion estimation用于低复杂度基于块的运动估计的无乘法一位变换
PREAI
分享收藏
查看更多内容