.png){kind=icon}
返回
Process variation-aware gate sizing with fuzzy geometric programming
.png){kind=icon}
PRE
AI
DOI：10.1016/j.compeleceng.2019.07.015.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Limitations of manufacturing process in nanometer dimensions have led to large discrepancies between the circuit design and the manufactured chip known as process variation. In this paper, a new gate sizing method based on fuzzy geometric optimization approach is introduced for power minimization of digital circuits subjected to timing constraints under process variations. In the proposed geometric optimization approach, an accurate gate delay model is applied in which the delay variation is represented by fuzzy numbers; therefore, the subsequent optimization problem is a fuzzy geometric programing problem. In order to efficiently solve the fuzzy geometric programing problem, firstly, the problem is converted into a fuzzy linear programming problem and then, using the expected value and Mellin transform, it is converted into a non-fuzzy problem which is solved by traditional solution techniques. Experimental results show that, the proposed technique achieve more power reduction compared to a fuzzy linear programming method. (C) 2019 Elsevier Ltd. All rights reserved.
Keyword:
Digital circuit
Gate sizing
Fuzzy geometric optimization
Power consumption
Process variation
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
C
IF:
4.9
论文数:
6.7K
被引数:
1.3W
机构
引用论文
Fingerprint liveness detection based on guided filtering and hybrid image analysis基于引导滤波和混合图像分析的手指指纹活性检测
OAAI
OAAI分享收藏Design and characterization of guided mode resonance filters with the improved structure for facile fabrication.png)
Optik
OptikIF0
PREAI
分享收藏