返回
SARO: Scalable Attack-Resistant Logic Locking
DOI:10.1109/TIFS.2021.3092135.png)
摘要
En 中文
Intellectual property (IP) protection against piracy and reverse engineering (RE) has emerged as a critical area of research in the field of hardware security. Logic locking has been studied as a promising technique to provide robust protection against these attacks. However, a vast body of recent works has presented successful attacks to break existing locking methods in terms of retrieving the secret key and restoring the original functionality. In this paper, we propose SARO, a scalable attack-resistant logic locking that provides a robust functional and structural design transformation process. SARO treats the target circuit as a hypergraph (G), and performs partitioning of G to produce a set of sub-graphs, then applies an efficient Truth Table Transformation (T3) process to each partition. Further, to mitigate specific attacks (such as SAT-based analysis), SARO implements distributed attack resistance, which integrates random SAT-hard functions (obtained from an automatic function generator, RanSAT) into select partitions. RanSAT produces non-biased and non-deterministic design transformations, where added locking mechanisms are not distinguishable from the original circuit. Finally, it implements a concept of a derived key generation that simultaneously helps to minimize the required key size through judicious reuse of key bits, as well as enhancing the structural alterations. Unlike state-of-the-art logic locking solutions, which focus on primarily enhancing robustness against functional query-based attacks, the proposed transformation steps provide the following unique benefits: (1) high scalability to large designs obtained through partitioning; (2) high structural obfuscation leading to resistance to structural attacks; and (3) low key size, while maintaining strong resistance against functional attacks. To quantitatively represent the level of structural and functional transformation, we also propose the T3(metric). We evaluate SARO on ISCAS85 and EPFL benchmarks, and provide comprehensive security and performance analysis of our proposed framework.
Keyword:
Logic gates
Measurement
Hardware
Security
Resistance
Tools
Switching circuits
Hardware obfuscation
logic locking (LL)
SARO
scalable
RanSAT
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
8
论文数:
5.2K
被引数:
2.3W
机构
引用论文
Ecological and faunal studies on Coleóptera in agricultural land I. Seasonal occurrence of Carabidae in the grassy edge of a pasture农业用地中鞘翅目的生态和动物区系研究I.牧场草丛边缘的Carabidae的季节性发生
Pedobiologia
IF0
Discovery and genetic characterization of a novel orthonairovirus in Ixodes ricinus ticks from Danube Delta多瑙河三角洲蓖麻硬蜱中一种新的原冠病毒的发现和遗传特征
Regioselective Functionalization of 2,2'-Bipyridine and Transformations into Unsymmetric Ligands for Coordination Chemistry.2,2 '-联吡啶的区域选择性官能化和转化为不对称配体用于配位化学。
The Effects of the Application of Foliar Sprays with Stabilized Silicic Acid: An Overview of the Results From 2003-2014
Silicon
IF0
Nutrient levels in malformed and healthy tissues of mango (Mangifera indica L.)芒果 (Mangifera indica L.) 畸形和健康组织中的营养水平


