.png){kind=icon}
返回
Stack filter: Reducing L1 data cache power consumption
.png){kind=icon}
PRE
AI
DOI：10.1016/j.sysarc.2010.10.002.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
The L1 data cache is one of the most frequently accessed structures in the processor. Because of this and its moderate size it is a major consumer of power. In order to reduce its power consumption, in this paper a small filter structure that exploits the special features of the references to the stack region is proposed. This filter, which acts as a top - non-inclusive - level of the data memory hierarchy, consists of a register set that keeps the data stored in the neighborhood of the top of the stack. Our simulation results show that using a small Stack Filter (SF) of just a few registers, 10-25% data cache power savings can be achieved on average, with a negligible performance penalty. (C) 2010 Elsevier B.V. All rights reserved.
Keyword:
Power-performance efficient design
Memory hierarchy
Cache memory
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
4.1
论文数:
3.0K
被引数:
4.2K
机构
引用论文
.png){kind=icon}
没有更多内容
没有更多内容