返回
T-SPaCS-A Two-Level Single-Pass Cache Simulation Methodology
DOI:10.1109/TC.2011.194.png)
摘要
En 中文
The cache hierarchy's large contribution to total microprocessor system power makes caches a good optimization candidate. To facilitate a fast design-time cache optimization process, we propose a single-pass trace-driven cache simulation methodology-T-SPaCS-for a two-level exclusive cache hierarchy. Direct adaptation of conventional trace-driven cache simulation to two-level caches requires significant storage and simulation time as numerous stacks record cache access patterns for each level one and level two cache combination and each stack is repeatedly processed. T-SPaCS significantly reduces storage space and simulation time using a set of stacks that only record the complete cache access pattern. Thereby, T-SPaCS simulates all cache configurations for both the level one and level two caches simultaneously in a single pass. Experimental results show that T-SPaCS is 21.02X faster on average than sequential simulation for instruction caches and 33.34X faster for data caches. A simplified, but minimally lossy version of T-SPaCS (simplified-T-SPaCS) increases the average simulation speedup to 30.15X for instruction caches and 41.31X for data caches. We leverage T-SPaCS and simplified-T-SPaCS for determining the lowest energy cache configuration to quantify the effects of lossiness and observe that T-SPaCS and simplified-T-SPaCS still find the lowest energy cache configuration as compared to exact simulation.
Keyword:
Cache memories
low-power design
real-time systems and embedded systems
simulation
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Antiproliferative Effects of TRPV1 Ligands on Nonspecific and Enteroantigen-specific T cells from Wild-Type and Trpv1 KO MiceTRPV1配体对野生型和Trpv1 KO小鼠非特异性及肠抗原特异性T细胞增殖的抑制作用
The photomutagenicity of fluoroquinolones in tests for gene mutation, chromosomal aberration, gene conversion and DNA breakage (Comet assay)
Mutagenesis
IF0


