.png){kind=icon}
返回
The shared control parallel architecture model
.png){kind=icon}
PRE
AI
DOI：10.1006/jpdc.2000.1712.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
SIMD machines are considered special purpose architectures chiefly because of their inability to support control parallelism. This restriction exists because there is a single control unit that is shared at the thread level; concurrent control threads must time-share the control unit (they are sequentially executed). We present an alternative model for building centralized control architectures that allows better support for control parallelism. This model, called shared control, shares the control unit(s) at the instruction level. More precisely, in each cycle the control signals for all the supported instructions are broadcast to the PEs. In turn, each PE receives its control by synchronizing with the control unit responsible for its local instruction. The shared control model is Fundamentally different from the SIMD model. There are a number of architectural issues that must be resolved in order For this model to be useful. This paper identifies some of these issues and discusses their respective trade-off spaces. An integrated shared-control SIMD architecture design (SharC) is presented and used to demonstrate the relative performance relative to a SIMD architecture. (C) 2001 Academic Press.
Keyword:
control parallelism
data parallelism
shared control
SIMD
期刊
IF:
4
论文数:
3.8K
被引数:
4.8K
机构
暂无机构信息
引用论文
.png){kind=icon}
分享收藏分享收藏 没有更多内容
没有更多内容