.png){kind=icon}
返回
The Time Dilation Technique for Timing Error Tolerance
.png){kind=icon}
PRE
AI
DOI：10.1109/TC.2012.289.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Timing error tolerance is of great importance in nanometer technology integrated circuits. In this paper, the Time Dilation design technique is proposed that provides concurrent error detection and correction in the field of application and also supports off-line manufacturing scan testing. By utilizing a new scan Flip-Flop, the Time Dilation technique is capable to detect and correct multiple errors at the minimum penalty of one clock cycle delay. The silicon area overhead and the power consumption are substantially reduced, as compared to the Razor design approach, since no additional memory elements are required. At the same time, the proposed technique introduces only negligible performance degradation since no extra circuitry is inserted in the critical paths of a design.
Keyword:
On-line testing
concurrent testing
timing errors
error detection
error correction
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
.png){kind=icon}
Low intestinal colonization of Escherichia coli clone ST131 producing CTX-M-15 in Jordanian infants
OAAI
OAAI分享收藏
分享收藏分享收藏Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures使用流水线和脉动架构在有限域算术运算中进行并发错误检测
PREAI
分享收藏
查看更多内容