.png){kind=icon}
返回
VASE: Vector Memory Using Bit-Level Address Segmentation for High-Speed Memory Testing
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2025.3593691.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
To achieve high test coverage for scaled-down high-speed memory, the hardware complexity of the algorithmic pattern generator (ALPG) in automatic test equipment (ATE) has increased due to the demands of high-speed operation. However, the potential for further speed-up is constrained by the challenges associated with pipeline insertion and signal integrity preservation. Unlike ALPGs, test patterns in vector memory (VM) are generated by simply fetching pre-stored patterns without performing complex operations. Although its fetching logic is advantageous in high-speed operation, the speed of VM-based pattern generation is limited by the VM load speed. Furthermore, the limited VM capacity restricts the storage of extensive test patterns. To address the limitations of both approaches, a vector memory using bit-level address segmentation (VASE) that enables high-speed memory testing is proposed. VASE improves pattern generation speed by cyclically reusing test patterns while reducing the required VM capacity. Although VASE may impose some limitations on test algorithm coverage and incur overhead in logic area and power consumption, it still supports a wide range of commonly used test algorithms. Considering the speed improvements achieved, these trade-offs are acceptable for ATE applications.
Keyword:
Testing
Logic
Generators
Arithmetic
Vectors
Time complexity
Random access memory
Memory management
Signal integrity
Test pattern generators
Automatic test equipment
high-speed memory testing
test pattern iteration
test pattern segmentation
vector memory
期刊
IF:
5.2
论文数:
9.7K
被引数:
2.2W
机构
引用论文
Atpg padding and ate vector repeat per port for reducing test data volumeATPG填充和ATE向量按端口重复以减少测试数据量
PREAI
分享收藏分享收藏Evaluation and analysis of domestic ATE based on IC testing application.png)
2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)
2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)IF0
PREAI
分享收藏A 250 MHz shared-resource VLSI test system with high pin count and memory test capability一款具有高引脚数和内存测试能力的250 MHz共享资源VLSI测试系统
PREAI
分享收藏
查看更多内容