.png){kind=icon}
返回
Virtual Intermediate Bus CPU Voltage Regulator
.png){kind=icon}
PRE
AI
DOI：10.1109/TPEL.2021.3130213.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This article presents a merged two-stage 48-V-to-1-V point-of-load (PoL) architecture with a 24-V virtual intermediate bus (VIB) for CPU voltage regulator applications. The VIB-PoL architecture includes two power conversion stages linked by a 24-V VIB with a significant voltage ripple. The first stage is a 2:1 interleaved charge pump, which converts 48 to 24 V. The second stage comprises multiple interleaved four-level series-capacitor buck modules with coupled inductors, converting 24 V to regulated 1 V with an equivalent voltage conversion ratio of 6:1. The VIB-PoL architecture achieves high efficiency and high power density by reducing the power conversion stress of both stages and eliminating the intermediate bus capacitors. A 48-V-to-1-V 640-A CPU voltage regulator with a peak power stage efficiency of 95.2% (93.3%, including gate driver loss), a full-load efficiency of 84.4% (83.1%, including gate driver loss), and a power density of 463 W/in(3) (at 1-V output with liquid cooling) is built and tested to demonstrate the VIB-PoL architecture.
Keyword:
Switches
Voltage control
Charge pumps
Capacitors
Computer architecture
Stress
Regulators
Coupled inductor
dc-dc
point of load (PoL)
switched-capacitor (SC) converter
voltage regulator
期刊
IF:
6.5
论文数:
1.7W
被引数:
8.3W
机构
引用论文
Cdc42, Rac1, and the Wiskott-Aldrich syndrome protein are involved in the cytoskeletal regulation of B lymphocytes.png)
Blood
OAAI
BloodIF0
OAAI分享收藏
Mixed potential measurements in the elucidation of corrosion mechanisms— 1. Introductory theory
PREAI
分享收藏
查看更多内容