arrow
Return

A BFS-Based DEVS Simulation Kernel for HDL-Compatible Simulation

delete2025-12-24
delete0
delete
OA
AI
B
Bo Seung Kwon
Y
Young Shin Han *
J
Jong Sik Lee
DOI:10.3390/electronics15010048delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
The Discrete Event System Specification (DEVS) formalism provides a mathematical foundation for modeling hierarchical discrete-event systems. However, the Depth-First Search (DFS) scheduling used in the classical DEVS abstract simulator conflicts with the concurrency semantics of Hardware Description Language (HDL) simulators such as Verilog or VHDL. This mismatch induces timing distortions, including pipeline skew and zero-time feedback loops. To address these limitations, this study proposes a new DEVS simulation kernel that adopts Breadth-First Search (BFS) scheduling, integrating the delta-round concept. This approach employs an event-parking mechanism that separates event computation from application, structurally aligning with HDL’s Active–NBA–Reactive phases and enabling semantically simultaneous updates without introducing additional ε-time. Case studies demonstrate that the proposed BFS-based DEVS kernel eliminates timing discrepancies in pipeline and feedback-loop structures and establishes a formal foundation for semantic alignment between DEVS and HDL simulators.
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

Electronics cover
Electronics
IF:
2.6
Papers:
9.9K
Citations:
4.7W

Organization

I
Inha University
Scholars:
1.1W
Papers: 1.1W
Citations: 1.1W
Cited Papers

Cited Papers

Reconsidering the performance of DEVS modeling and simulation environments using the DEVStone benchmark
err2017-02-01
err0
errOAAI
errJosé L. Risco-Martín; Saurabh Mittal; Juan Carlos Fabero Jiménez; Marina Zapater; Román Hermida Correa
errShare
errSave
Classic DEVS modelling and simulation
err2017-12-01
err0
PREAI
errYentl Van Tendeloo; Hans Vangheluwe
errShare
errSave
RTL-DEVS: HDL Design and Simulation Methodology for DEVS Formalism-Based Simulation Tool
err2022-12-29
err0
errOAAI
errBo-Seung Kwon; Sang-Won Jung; Young-Dan Noh; Jong-Sik Lee; Young-Shin Han
errShare
errSave
Simulation-Based Development of Internet of Cyber-Things Using DEVS
err2025-07-30
err0
errOAAI
errLaurent Capocchi; Bernard P. Zeigler; Jean-Francois Santucci
errShare
errSave
DEVS-Based CDC Synchronizer Design for Fast Debugging of Metastability
err2024-12-23
err0
errOAAI
errKwon, Bo Seung; Han, Young Shin; Lee, Jong Sik
errShare
errSave
researcher View more