.png){kind=icon}
Return
A Memory-Efficient Depthwise Separable Convolution Accelerator Using Run-Length Coding
.png){kind=icon}
OA
AI
DOI：10.3390/electronics15173762.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
On edge devices, convolutional neural network (CNN) inference is bottlenecked mainly by memory bandwidth, owing to the frequent memory accesses to feature maps and parameters. To address this challenge, we propose a memory-efficient hardware accelerator for depthwise separable convolution that minimizes off-chip memory traffic and parameter storage. The proposed architecture employs three key techniques: (1) a 64-bit run-length coding (RLC) packet compression that exploits feature-map sparsity after ReLU, (2) a mixed-precision scheme that represents feature maps and weights at different precisions, and (3) separated depthwise and pointwise convolution units. In particular, feature maps are transferred in RLC-compressed form, which reduces the amount of data exchanged with the host. The compressed data are decoded row by row, so the on-chip buffers hold only the rows required for computation rather than a complete feature map. In software simulation on ImageNet, the mixed-precision scheme reduced the parameter storage by 49.22% at a cost of 6.24 percentage points (pp) in Top-1 accuracy, and the RLC reduced the data by up to 56.07% in the deeper layers. Implemented on a Xilinx ZCU-104 FPGA, the proposed accelerator performs the depthwise separable convolution with a small number of logic resources and on-chip memory, confirming its feasibility for resource-constrained edge devices.
Keywords:
hardware accelerator
run-length coding (RLC)
depthwise separable convolution (DSC)
mixed-precision
edge AI
Journal
IF:
2.6
Papers:
1.1W
Citations:
4.7W
Organization
Cited Papers
Accelerating Strawberry Ripeness Classification Using a Convolution-Based Feature Extractor along with an Edge AI Processor.png)
ElectronicsOAAI
ElectronicsIF0
OAAIShareSaveA Low Memory Requirement MobileNets Accelerator Based on FPGA for Auxiliary Medical TasksBIOENGINEERING-BASEL
OAAI
BIOENGINEERING-BASELIF3.7
OAAIShareSaveShareSaveReal-Time True Wireless Stereo Wearing Detection Using a PPG Sensor with Edge AIElectronicsOAAI
ElectronicsIF2.6
OAAIShareSave
View more