Return
Across-Array LDPC Codes Design for Resistive Random-Access Memories
DOI:10.1109/TCAD.2025.3597952.png)
Abstract
En 中文
Resistive random-access memory (ReRAM) has garnered significant attention due to its high storage density, rapid read/write speeds, and compatibility with CMOS devices. However, the simple crossbar structure of ReRAM introduces sneak path (SP) interference, which impairs the storage reliability of the ReRAM system. To address this, we propose a novel zoned namespace (ZNS)-based ReRAM storage scheme, which is well-suited for scenarios with hybrid storage protection of multitype data and employs low-density parity-check (LDPC) codes to mitigate the impact of SPs. Furthermore, considering the asymmetric nature of the ReRAM channel, we first develop a computer-calculable asymmetric discrete density evolution of belief propagation decoding (ADDE-BP). Due to the across-array storage structure, SP interference and noise vary across subarrays, resulting in codewords experiencing a nonuniform “sum channel.” To address this, we further propose criteria based on ADDE-BP for nonuniform error correction, specifically for the design of LDPC codewords. Simulation results show that the proposed codes achieve 1–2 orders of magnitude lower bit error rate (BER) than IEEE standard codes and Mackay codes under most channel conditions, thus demonstrating that our proposed LDPC code design for across-array applications enhances data storage reliability compared to conventional methods. Most importantly, the maximum check node degree and node type of the designed code were reduced, thus greatly simplifying the hardware implementation. This work establishes a co-design framework for ReRAM that simultaneously improves the reliability and efficiency of storage systems.
Keywords:
Across-array data storage
density evolution
low-density parity-check (LDPC) codes
nonuniform error correction
zoned namespace (ZNS)-based resistive random-access memory (ReRAM)
Journal
I
IF:
2.9
Papers:
586
Citations:
9.6K

