arrow
Return

An Efficient Test Scheduling Method Based on Dynamic Pairing

delete2025-01-01
delete0
PRE
AI
H
Heetae Kim
H
Hyojoon Yun
D
Doohyun Yoon
S
Sungho Kang
DOI:10.1109/TCAD.2025.3546883delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Test scheduling is a process that manages tests within a System-on-Chip (SoC) to minimize test time by allocating test resources and adjusting priorities. Efficient test scheduling offers cost saving opportunities by reducing test time without compromising test coverage. Since test scheduling is a NP-hard problem, conventional methods adopt optimization or heuristic algorithms that leverage metrics of each test. However, due to the interdependence of tests based on how limited resources are allocated, finding the optimal solution to minimize test time is challenging. In this article, a dynamic pairing algorithm is proposed to consider the mutual influence of tests on each other in the test scheduling process. The proposed method identifies the available test resources for a specific pair and minimizes the test time of the paired modules under identified constraints. Additionally, the proposed algorithm employs a heuristic-based approach to test scheduling to reduce the CPU time needed for scheduling. The proposed heuristic algorithm sequentially schedules test target modules and determines the optimal test schedule through dynamic pairing. Experiments have been carried out on diverse benchmarks and under various constraint conditions. The results indicate that the proposed method achieves shorter test times on average in comparison to conventional methods.
Keywords:
Power constraint
test access mechanism (TAM)
test scheduling
test time

Journal

I
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF:
2.9
Papers:
626
Citations:
9.6K

Organization

Y
Yonsei University
Scholars:
4.8W
Papers: 4.6W
Citations: 5.2W
Cited Papers

Cited Papers

errShare
errSave
errShare
errSave
Test scheduling of System-on-Chip using Dragonfly and Ant Lion optimization algorithms
err2021-03-02
err0
PREAI
errGokul Chandrasekaran; P.R. Karthikeyan; Neelam Sanjeev Kumar; Vanchinathan Kumarasamy
errShare
errSave
Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm
err2024-09-07
err0
PREAI
errYu Huang; S.M. Reddy; Wu-Tung Cheng; P. Reuter; N. Mukherjee; Chien-Chung Tsai; O. Samman; Y. Zaidan
errShare
errSave
researcher View more