arrow
Return

An On-Line BISD Triggering Scheme Based on the CAC-Compatible Error Detection Code for TSV Array

delete2025-09-16
delete0
PRE
AI
W
Wei Chen
崔小乐 cover
崔小乐 (Xiaole Cui)
H
Huan Yang
张
张星 (Xing Zhang)
DOI:10.1109/TCAD.2025.3610774delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
The through-silicon via (TSV) array plays the significant role of vertical electrical interconnection in the 3-D stacked integrated circuits (SICs). The TSV faults and the inter-TSV crosstalk are two issues that must be addressed for the effective and reliable transmission in TSV arrays. The forbidden transition-free (FTF) and forbidden pattern-free (FPF) crosstalk avoidance code (CAC) can suppress the crosstalk in TSV array, and the built-in self-diagnosis (BISD) and self-repair techniques are able to localize and repair the TSV faults, respectively. The BISD usually consumes a nonnegligible amount of time in the diagnosis mode. So the periodic BISD schemes have a dilemma between the transmission performance and the efficiency of fault detection. The on-demand BISD schemes have been applied to address this issue. This article proposes a new on-line BISD triggering scheme based on the CAC-compatible error detection code (EDC). The proposed scheme checks the data transmitted through the TSV array in the working mode. And the BISD is invoked in time only if the EDC codecs detect errors. Compared with the existing similar schemes, the proposed scheme does not degrade the crosstalk suppression effect of the FTF/FPF-CAC methods, and it achieves a better balance in terms of fault detection ability and hardware overhead.
Keywords:
Crosstalk avoidance code (CAC)
error detection code (EDC)
fault detection
through-silicon via (TSV)

Journal

I
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF:
2.9
Papers:
671
Citations:
9.6K

Organization

P
peking university
Scholars:
11.9W
Papers: 8.7W
Citations: 146
Cited Papers

Cited Papers

Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories
err2021-10-01
err1
PREAI
errGarcia-Herrero, Francisco; Sanchez-Macian, Alfonso; Maestro, Juan Antonio
errShare
errSave
Thermal Analysis for 3D Multi-core Processors with Dynamic Frequency Scaling
err2010-08-01
err0
PREAI
errYoung Jin Park; Min Zeng; Byeong-seok Lee; Jeong-A Lee; Seung Gu Kang; Cheol Hong Kim
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
researcher View more