arrow
Return

Bounded Dynamic Level Maintenance for Efficient Logic Optimization

delete2026-04-29
delete0
PRE
AI
J
Junfeng Liu
Q
Qinghua Zhao
L
Liwei Ni
J
Jingren Wang
B
Biwei Xie
X
Xingquan Li
B
Bei Yu
S
Shuai Ma
DOI:10.1109/TC.2026.3688680delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Logic optimization is a critical phase in Electronic Design Automation (EDA) flow for meeting desired circuit power, performance, and area (PPA) targets. These logic circuits are typically represented as Directed Acyclic Graphs (DAGs), where the structural depth, quantified by node level, critically correlates with timing performance. Modern optimization strategies frequently employ iterative, local transformation heuristics (e.g., rewrite, refactor) directly on this DAG structure. As optimization locally modifies the graph, node levels require dynamic updates to guide subsequent decisions. However, a significant gap exists: existing algorithms for incrementally updating node levels are unbounded to small changes. This leads to a worst total complexity in $O(|V|^{2})$ for given local subgraphs $\{\Delta G_{i}\}_{i = 1}^{|V|}$ updates on DAG $G(V,E)$. This unbounded nature poses a severe efficiency bottleneck, hindering the scalability of optimization flows, particularly when applied to large circuit designs prevalent today. In this paper, we analyze the dynamic level maintenance problem endemic to iterative logic optimization, framing it through the lens of partial topological order. Building upon the analysis, we present the first bounded algorithm for maintaining level constraints, with $O(|V|\Delta\log\Delta)$ time for a sequence $|V|$ of updates $\{\Delta G_{i}\}$, where $\Delta=\max_{i}\|\Delta G_{i}\|$ denotes the maximum extended size of $\Delta G_{i}$. Experiments on comprehensive benchmarks show our algorithm enables an average 6.4${\boldsymbol{\times}}$ overall speedup relative to rewrite and refactor, driven by the proposed bounded maintenance that achieves subquadratic time updates, all without any quality sacrifice.
Keywords:
Logic optimization
dynamic level maintenance
incremental graph computation

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.4K
Citations:
9.8K

Organization

T
the chinese university of hong kong
Scholars:
4.5K
Papers: 2.1K
Citations: 0
B
Beihang University
Scholars:
5.2W
Papers: 4.1W
Citations: 37
P
pengcheng laboratory
Scholars:
462
Papers: 229
Citations: 0
H
hefei university
Scholars:
2.3K
Papers: 1.3K
Citations: 20
S
Southeast University
Scholars:
2.1W
Papers: 8.6K
Citations: 480
C
chinese academy of sciences
Scholars:
56.7W
Papers: 45.0W
Citations: 704
researcher View more organizations
Cited Papers

Cited Papers

No cited papers available