arrow
Back
B

Bei Yu

The Chinese University of Hong Kong

44H-index
581Paper Count
8.7KCitation Count
Published Papers 56
Publication Date
LibTimer: Addressing Library Evolution in Pre-Routing Timing Prediction via Continuous Library Representation
err2026-07-27
err0
PREAI
errYuhao Ji; Jiaxi Jiang; Siting Liu; Yifan Shi; Yuntao Lu; Peng Xu; Xinyun Zhang; Ziyi Wang; Yibo Lin; Bei Yu
errShare
errSave
Depth-Prior Guided Learning for Infrared-Visible Image Registration and Fusion
err2026-07-20
err0
PREAI
errYuang Zhang; Ruhao Yan; Henglu Wei; Yuzhe Ma; Bei Yu; Wei Zhong
errShare
errSave
G-kway: Multilevel GPU-Accelerated k-way Graph Partitioner using Task Graph Parallelism
err2026-05-01
err0
PREAI
errLee, Wan Luan; Lin, Dian-Lun; Jiang, Shui; Chiu, Cheng-Hsiang; Lin, Yibo; Yu, Bei; Ho, Tsung-Yi; Huang, Tsung-Wei
errShare
errSave
Bounded Dynamic Level Maintenance for Efficient Logic Optimization
err2026-04-29
err0
PREAI
errJunfeng Liu; Qinghua Zhao; Liwei Ni; Jingren Wang; Biwei Xie; Xingquan Li; Bei Yu; Shuai Ma
errShare
errSave
From Contrastive to Generative Alignment: Large-Scale Hierarchical Multimodal Pretraining for Hotspot Detection
err2026-02-03
err0
PREAI
errXinyun Zhang; Yuyang Chen; Yiwen Wu; Su Zheng; Ran Chen; Min Li; Hao Geng; Binwu Zhu; Mingxuan Yuan; Bei Yu
errShare
errSave
Routing-aware Legal Hybrid Bonding Terminal Assignment for 3D Face-to-Face Stacked ICs
err2026-02-01
err0
PREAI
errLiu, Siting; Zhou, Jieya; Jiang, Jiaxi; He, Zhuolun; Wang, Ziyi; Lin, Yibo; Yu, Bei; Wong, Martin
errShare
errSave
CHOP: Clustered Hybrid Optimization for Logic Synthesis With Self-Supervised Prediction
err2026-01-05
err0
PREAI
errRongliang Fu; Ran Zhang; Ziyang Zheng; Zhengyuan Shi; Yuan Pu; Junying Huang; Bei Yu; Qiang Xu; Tsung-Yi Ho
errShare
errSave
Easyn: Resynthesis and Legalization Joint NIMCH Design Placement
err2025-12-29
err0
PREAI
errJiahao Xu; Yuan Pu; Yu Zhang; Fangzhou Liu; Wenjian Yu; Kai-Yuan Chao; Bei Yu
errShare
errSave
errShare
errSave
Large Language Models for EDA: Future or Mirage?
err2025-11-01
err0
PREAI
errHe, Zuolun; Pu, Yuan; Wu, Haoyuan; Qiu, Tairu; Yu, Bei
errShare
errSave
HDLdebugger: Streamlining HDL debugging with Large Language Models
err2025-11-01
err0
PREAI
errYao, Xufeng; Li, Haoyang; Chan, Tsz Ho; Xiao, Wenyi; Yuan, Mingxuan; Huang, Yu; Chen, Lei; Yu, Bei
errShare
errSave
DomSim: Hardware-Aware Hybrid Fault Simulation With Dominator Tree-Guided Partitioning
err2025-10-22
err0
PREAI
errMingjun Wang; Hui Wang; Feng Gu; Zizhen Liu; Jianan Mu; Shengwen Liang; Zhongkai Yu; Zheng Liang; Jun Gao; Jiaping Tang; Jing Ye; Xiaowei Li; Bei Yu; Huawei Li
errShare
errSave