arrow
Return

Exploiting the Memory-Compute-Coupling Feature for CIM Accelerator Design Optimization

delete2025-04-29
delete0
PRE
AI
Y
Yongkun Wu
王晓梦 (Xiaomeng Wang)
陈佳 cover
陈佳 (Jia Chen)
Z
Zhenhua Zhu
J
Jingyu He
P
Pingcheng Dong
Y
Yonghao Tan
X
Xin Zhao
L
Liang Chang
王喻 cover
王喻 (Yu Wang)
F
Fengbin Tu
C
Chi-Ying Tsui
K
Kwang‐Ting Cheng
DOI:10.1109/TCAD.2025.3565487delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
SRAM computing-in-memory (CIM) accelerators have evolved as a promising solution to the memory wall problem in neural network (NN) models. By integrating memory and compute resources in each macro, CIM accelerators offer massive in-situ computing parallelism and large memory capacity, enabling spatial mapping with layer fusion and potentially keeping layers stationary in CIM. However, CIM’s memory-compute coupling (MCC) feature poses challenges in designing CIM accelerators. From an architecture aspect, designers must balance CIM’s memory and compute resources by optimizing the macro’s memory-compute ratio (MCR) configuration across diverse scenarios. From a mapping aspect, conventional mappings, which allocate each macro exclusively to each layer, face two major problems: 1) a layer-fusion dilemma (the accelerator suffers from excessive memory access due to layer replications or performance degradation due to load imbalance) and 2) a layer-eviction issue (storing layers stationary in CIM is usually infeasible due to limited CIM capacity). To address these challenges, this article introduces MCC-DSE, an MCC-aware Design Space Exploration framework for architecture-mapping co-optimization of CIM accelerators. We also propose a three-axis CIM division mapping, which interleaves multiple layers in each macro to concurrently optimize memory access and performance during layer fusion as well as reserves a part of CIM memory in each macro for layer pinning. Compared to baseline architecture and mapping, MCC-DSE shows a <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$1.4\times $ </tex-math></inline-formula>–<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$8.3\times $ </tex-math></inline-formula> EDP reduction across various workloads and chip areas.
Keywords:
Computing-in-memory (CIM)
design space exploration (DSE)
mapping
memory-compute coupling (MCC)

Journal

I
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF:
2.9
Papers:
564
Citations:
9.6K

Organization

T
tsinghua university
Scholars:
11.7W
Papers: 9.9W
Citations: 137
U
university of electronic science and technology of china
Scholars:
1.2W
Papers: 4.5K
Citations: 4
T
The Hong Kong University of Science and Technology
Scholars:
1.6K
Papers: 826
Citations: 4
researcher View more organizations