Low-Complexity Resource-Shareable Parallel Generalized Integrated Interleaved Encoder

Yok Jye Tang

doi:10.1109/TCSI.2021.3118301

Low-Complexity Resource-Shareable Parallel Generalized Integrated Interleaved Encoder

2022-02-01

7

OA

AI

DOI：10.1109/TCSI.2021.3118301

Original

Original request for help

Save

Abstract

En 中文

Generalized integrated interleaved (GII) codes nest a set of linear block codewords to generate codewords belonging to stronger codes. They are among the best error-correcting codes for next-generation hyper-speed digital communications and storage. Serial encoders for GII codes based on BCH codes have been previous investigated. They consist of BCH encoders whose inputs and outputs are multiplied by vectors decided by the nesting scheme. However, parallel GII encoders for high-speed systems cannot be designed by directly extending serial encoders due to the unique feature that BCH codes of different error-correcting capabilities are involved. Moreover, GII decoder complexity and latency can be greatly reduced by sharing the encoder to compute short remainders for syndrome computation. Although previous resource-shareable BCH encoders can be utilized to implement resource-shareable GII encoders, they are all serial. This paper first proposes a low-complexity scheme to handle the different error-correcting capabilities of the involved codes and align the input and parity symbols for parallel processing. Then two efficient parallel resource-shareable BCH encoder architectures to be used as GII encoder components are developed. The first design is achieved by deriving parallel register state update formulas for concatenated linear-feedback shift registers (LFSRs). Through reformulating the remainder polynomial divisions, the second design allows the inputs to be added to different LFSR taps, and accordingly reduces the complexity by a significant portion. For an example 160-parallel GII-BCH encoder considered for Flash memory applications, the second proposed design requires 14% smaller area compared to the first one. Besides both of them lead to around 50% latency reduction in the nested syndrome computation with small area overheads compared to the best possible alternative design.

Keywords:

Encoding

Codes

Decoding

Computer architecture

Clocks

Complexity theory

Systematics

BCH codes

error-correcting codes

generalized integrated interleaved codes

parallel resource-shareable encoder

Low-Complexity Resource-Shareable Parallel Generalized Integrated Interleaved Encoder

Abstract

Journal

Organization

Cited Papers