arrow
Return

PigMap2: A Physical Information-Guided Technology Mapping Framework

delete2025-10-07
delete0
PRE
AI
C
Cunqing Lan
H
Hongyang Pan
Z
Zhiang Wang
X
Xuan Zeng
F
Fan Yang
K
Keren Zhu
DOI:10.1109/TCAD.2025.3618931delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
A typical very large scale integration (VLSI) design flow is divided into separate front-end logic synthesis and back-end physical design stages. This separation often necessitates time-consuming iterations between these stages to achieve closure on performance, power, and area metrics, which rely on physically aware synthesis methodologies. Existing approaches face significant challenges in two key areas: first, utilizing feedback from physical metrics to refine synthesis operations, and second, establishing comprehensive metrics that bridge the gap between logic synthesis and physical design. To address these limitations, this article introduces PigMap2, a novel technology mapping framework designed to integrate physical information into logic synthesis through intermediate representation (IR) placement. PigMap2 leverages placement-derived wirelength and congestion metrics to guide technology mapping, generating physical-design (PD)-friendly netlists. Key contributions include a fast IR placement algorithm, physically aware metrics, and a novel mapping algorithm. We evaluate our framework using the EPFL benchmark suite and IWLS’05 benchmark suite with ASAP7 technology, employing the OpenROAD tool for place-and-route. Compared with OpenROAD flow scripts, PigMap2 achieves a 13.4% overall PPA improvement over the current mapping flow and achieves 3.6% more improvement than the previous best mapping scheme of PigMap on EPFL benchmarks. PigMap2 also achieves a 23% improvement in WNS and a 34% improvement in power consumption while maintaining consistent area, compared with the default mapping flow of Yosys on the IWLS’05 benchmark suite.
Keywords:
Intermediate representation (IR) placement
logic synthesis
physically aware synthesis

Journal

I
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF:
2.9
Papers:
681
Citations:
9.6K

Organization

F
fudan university
Scholars:
11.8W
Papers: 7.7W
Citations: 121
Cited Papers

Cited Papers

err
IF0
err
err0
PREAI
err
errShare
errSave
Aging-aware logic synthesis
err2013-11-01
err0
PREAI
errMojtaba Ebrahimi; Fabian Oboril; Saman Kiamehr; Mehdi B. Tahoori
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
ASAP7: A 7-nm finFET predictive process design kit
err2016-07-01
err0
errOAAI
errLawrence T. Clark; Vinay Vashishtha; Lucian Shifren; Aditya Gujja; Saurabh Sinha; Brian Cline; Chandarasekaran Ramamurthy; Greg Yeric
errShare
errSave
researcher View more