arrow
Return

Register constrained modulo scheduling

delete2004-05-01
delete10
PRE
AI
J
Javier Zalamea
J
Josep Llosa
E
Eduard Ayguadé
M
Mateo Valero
DOI:10.1109/TPDS.2004.1278099delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Software pipelining is an instruction scheduling technique that exploits the instruction level parallelism (ILP) available in loops by overlapping operations from various successive loop iterations. The main drawback of aggressive software pipelining techniques is their high register requirements. If the requirements exceed the number of registers available in the target architecture, some steps need to be applied to reduce the register pressure (incurring some performance degradation): reduce iteration overlapping or spilling some lifetimes to memory. In the first part of this paper, we propose a set of heuristics to improve the spilling process and to better decide between adding spill code or directly decreasing the execution rate of iterations. The experimental evaluation, over a large number of representative loops and for a processor configuration, reports an increase in performance by a factor of 1.29 and a reduction of memory traffic by a factor of 1.36. In the second part of this paper, we analyze the use of backtracking and propose a novel approach for simultaneous instruction scheduling and register spilling in modulo scheduling: MIRS (Modulo Scheduling with Integrated Register Spilling). The experimental evaluation reports an increase in performance by a factor of 1.46 and a reduction of the memory traffic by a factor of 1.66 (or an additional 1.13 and 1.22 with regard to the proposal in the first part of the paper). These improvements are achieved at the expense of a reasonable increase in the compilation time.
Keywords:
instruction level parallelism
instruction scheduling
modulo scheduling
register allocation
spill code
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Parallel and Distributed Systems cover
IEEE Transactions on Parallel and Distributed Systems
IF:
6
Papers:
5.2K
Citations:
1.1W

Organization

No organization information available
Cited Papers

Cited Papers

Neuroepithelial Endocrine Cells in the Lung of the Lungfish Protopterus aethiopicus
err2008-07-16
err0
PREAI
errDirk Adriaensen; Dietrich W. Scheuermann; Jean-Pierre Timmermans; Marie H.A. De Groodt-Lasseel
errShare
errSave
Improved Volitional Recall of Motor-Imagery-Related Brain Activation Patterns Using Real-Time Functional MRI-Based Neurofeedback
err2018-04-24
err0
errOAAI
errEpifanio Bagarinao; Akihiro Yoshida; Mika Ueno; Kazunori Terabe; Shohei Kato; Haruo Isoda; Toshiharu Nakai
errShare
errSave
Hyperparameter Optimization in Binary Communication Networks for Neuromorphic Deployment
err2020-07-01
err0
errOAAI
errMaryam Parsa; Catherine D. Schuman; Prasanna Date; Derek C. Rose; Bill Kay; J. Parker Mitchell; Steven R. Young; Ryan Dellana; William Severa; Thomas E. Potok; Kaushik Roy
errShare
errSave
Concurrence of Cystathioninuria, Nephrogenic Diabetes Insipidus and Severe Anemia
err1967-03-30
err0
PREAI
errThomas L. Perry; Geoffrey C. Robinson; J. Mavis Teasdale; Shirley Hansen
errShare
errSave
Motor neuron disease: A primary disorder of corticomotoneurons?
err2004-10-13
err0
PREAI
errRoger Pamphlett; Jillian Kril; Tien Ming Hng
errShare
errSave
Brain Positron Emission Tomography-Computed Tomography Gender Differences in Tinnitus Patients
err2016-10-01
err0
PREAI
errNathan Shlamkovich; Haim Gavriel; Ephraim Eviatar; Mordechay Lorberboym; Eliad Aviram
errShare
errSave
researcher View more