arrow
Back
M

Mateo Valero

universitat politecnica de catalunya

57H-index
619Paper Count
1.4WCitation Count
Published Papers 39
Publication Date
Semi-automatic validation of cycle-accurate simulation infrastructures: The case for gem5-x86
err2020-11-01
err3
errOAAI
errCebrian, Juan M.; Barredo, Adrian; Caminal, Helena; Moreto, Miquel; Casas, Marc; Valero, Mateo
errShare
errSave
errShare
errSave
A Hardware Runtime for Task-Based Programming Models
err2019-09-01
err12
PREAI
errTan, Xubin; Bosch, Jaume; Alvarez, Carlos; Jimenez-Gonzalez, Daniel; Ayguade, Eduard; Valero, Mateo
errShare
errSave
On the maturity of parallel applications for asymmetric multi-core processors
err2019-05-01
err8
errOAAI
errChronaki, Kallia; Moreto, Miguel; Casas, Marc; Rico, Alejandro; Badia, Rosa M.; Ayguade, Eduard; Valero, Mateo
errShare
errSave
Asynchronous and Exact Forward Recovery for Detected Errors in Iterative Solvers
err2018-09-01
err3
errOAAI
errJaulmes, Luc; Moreto, Miquel; Ayguade, Eduard; Labarta, Jesus; Valero, Mateo; Casas, Marc
errShare
errSave
Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach
err2018-05-01
err10
errOAAI
errCaheny, Paul; Alvarez, Lluc; Derradji, Said; Valero, Mateo; Moreto, Miquel; Casas, Marc
errShare
errSave
Task Scheduling Techniques for Asymmetric Multi-Core Systems
err2017-07-01
err42
errOAAI
errChronaki, Kallia; Rico, Alejandro; Casas, Marc; Moreto, Miquel; Badia, Rosa M.; Ayguade, Eduard; Labarta, Jesus; Valero, Mateo
errShare
errSave
Interconnection Networks in Petascale Computer Systems: A Survey
err2016-09-16
err16
PREAI
errTrobec, Roman; Vasiljevic, Radivoje; Tomasevic, Milo; Milutinovic, Veljko; Beivide, Ramon; Valero, Mateo
errShare
errSave
Alya: Multiphysics engineering simulation toward exascale
err2016-05-01
err145
errOAAI
errVazquez, Mariano; Houzeaux, Guillaume; Koric, Seid; Artigues, Antoni; Aguado-Sierra, Jazmin; Aris, Ruth; Mira, Daniel; Calmet, Hadrien; Cucchietti, Fernando; Owen, Herbert; Taha, Ahmed; Burness, Evan Dering; Maria Cela, Jose; Valero, Mateo
errShare
errSave
Thread Assignment in Multicore/Multithreaded Processors: A Statistical Approach
err2016-01-01
err15
errOAAI
errRadojkovic, Petar; Carpenter, Paul M.; Moreto, Miguel; Cakarevic, Vladimir; Verdu, Javier; Pajuelo, Alex; Cazorla, Francisco J.; Nemirovsky, Mario; Valero, Mateo
errShare
errSave
Picos. A hardware runtime architecture support for OmpSs
err2015-12-01
err14
errOAAI
errYazdanpanah, Fahimeh; Alvarez, Carlos; Jimenez-Gonzalez, Daniel; Badia, Rosa M.; Valero, Mateo
errShare
errSave
errShare
errSave
Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors
err2013-12-01
err17
errOAAI
errRadojkovic, Petar; Cakarevic, Vladimir; Verdu, Javier; Pajuelo, Alex; Cazorla, Francisco J.; Nemirovsky, Mario; Valero, Mateo
errShare
errSave
Programmability and portability for exascale: Top down programming methodology and tools with StarSs
err2013-11-01
err13
PREAI
errSubotic, Vladimir; Brinkmann, Steffen; Marjanovic, Vladimir; Badia, Rosa M.; Gracia, Jose; Niethammer, Christoph; Ayguade, Eduard; Labarta, Jesus; Valero, Mateo
errShare
errSave
Moving from Petaflops to Petadata
err2013-05-01
err49
PREAI
errFlynn, Michael J.; Mencer, Oskar; Milutinovic, Veljko; Rakocevic, Goran; Stenstrom, Per; Trobec, Roman; Valero, Mateo
errShare
errSave
SMT Malleability in IBM POWER5 and POWER6 Processors
err2013-04-01
err7
PREAI
errMorari, Alessandro; Boneti, Carlos; Cazorla, Francisco J.; Gioiosa, Roberto; Cher, Chen-Yong; Buyuktosunoglu, Alper; Bose, Pradip; Valero, Mateo
errShare
errSave
Dynamic Tolerance Region Computing for Multimedia
err2012-05-01
err21
PREAI
errAlvarez Martinez, Carlos; Corbal San Adrian, Jesus; Valero Cortes, Mateo
errShare
errSave
CPU Accounting for Multicore Processors
err2012-02-01
err7
PREAI
errLuque, Carlos; Moreto, Miquel; Cazorla, Francisco J.; Gioiosa, Roberto; Buyuktosunoglu, Alper; Valero, Mateo
errShare
errSave