.png){kind=icon}
.png){kind=icon}
Return
Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors
.png){kind=icon}
PRE
AI
DOI：10.1109/TCAD.2017.2666606.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Wearable devices gain increasing popularity since they can collect important information for healthcare and wellbeing purposes. Compared with battery, energy harvesting is a better power source for these wearable devices due to many advantages. However, harvested energy is naturally unstable and program execution will be interrupted frequently. Nonvolatile processors demonstrate promising advantages to back up volatile state before the system energy is depleted. However, it also introduces non-negligible energy and area overhead. In this paper, we aim to reduce the amount of data that need to be backed up during a power failure. Based on the observation that stack size varies along program execution, we propose to analyze the application program and identify efficient backup positions, by which the stack content to back up can be significantly reduced. The evaluation results show an average of 45.7% reduction on nonvolatile stack size for stack backup, with 0.58% storage overhead. In the mean time, with the proposed schemes, the energy utilization and program forward progress can be greatly improved compared with instant backup.
Keywords:
Backup
compiler
energy harvesting system
nonvolatile processor (NVP)
stack
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
I
IF:
2.9
Papers:
564
Citations:
9.6K
Organization
View more organizations