logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
BackJournal Details
I

IEEE Computer Architecture Letters

IF1.4
Papers42
Citations781
Journal Papers 42
Publication Date
delete
CGR-NPU: A Hybrid CGRA and NPU Architecture for Adaptive Neural Computing Workloads
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteJing, Junzhe; Min, Feng; Gan, Yiming; Wang, Ying; Han, Yinhe
deleteShare
deleteSave
Exploring KV Cache Quantization in Multimodal Large Language Model Inference
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteAhn, Hyesung; Hwang, Ranggi; Rhu, Minsoo
deleteShare
deleteSave
Fast Inter-Enclave Communication Encryption
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteSani, Pouria Peykani; Mohammadpur-Fard, Ali; Mangipudi, Shamiek; Darabi, Sina; Regazzoni, Francesco; Eugster, Patrick
deleteShare
deleteSave
FEATUREBLEED: Inferring Private Enriched Attributes From Sparsity-Optimized AI Accelerators
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteAsher, Darsh; Dizani, Farshad; Kalyanapu, Joshua; Cammarota, Rosario; Aysu, Aydin; Ajorpaz, Samira Mirbagher
deleteShare
deleteSave
Driving the Core Frontend With LiteBTB
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteBrunner, Roman K.; Kumar, Rakesh
deleteShare
deleteSave
GEMM the New Gem: The Inevitable Kernel and its Sensitivity to Compiler Optimizations and Libraries
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteMa, Siyuan; Hanindhito, Bagus; Subramanian, Anushka; John, Lizy K.
deleteShare
deleteSave
An Operand Divergence-Aware All-Bank PIM Architecture for Sparse Attention
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteHwang, Soojin; Lee, Sanghyeon; Lee, Juhyun; Huh, Jaehyuk
deleteShare
deleteSave
Characterizing System-Level Trade-Offs of Intel DSA for User-Space IPC Offloading
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deletePark, Misun; Dubey, Richi; Yuan, Yifan; Kim, Nam Sung; Gavrilovska, Ada
deleteShare
deleteSave
CXL-Tracer: Accurate, Full-System Memory Tracing on Commercial Hardware via CXL Memory
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteVanavasam, Srikar; Cruz, Austin Antony; Kim, Nam Sung
deleteShare
deleteSave
UniCNet: Unified Cycle-Accurate Simulation for Composable Chiplet Network With Modular Design-Integration Workflow
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteWang, Peilin; Wang, Mingyu; Ye, Zhirong; Lu, Tao; Yu, Zhiyi
deleteShare
deleteSave
Enabling Cost-Efficient LLM Inference on Mid-Tier GPUs With NMP DIMMs
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteKim, Heewoo; La, Alan; Izraelevitz, Joseph
deleteShare
deleteSave
CTL: A Case for CXL Device-Managed Hugepages
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteJeon, Sangbeom; Kim, Sang-Hoon
deleteShare
deleteSave
EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteChoi, Sangun; Kim, Jongmin; Park, Jaeyong; Oh, Yunho
deleteShare
deleteSave
Exploration of Algorithm-Hardware Co-Design for Floating-Point Digital Compute-in-Memory
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deletePeng, Xiaochen; Mori, Haruki; Bhattacharjee, Abhiroop; Crafton, Brian; Fujiwara, Hidehiro; Akarvardar, Kerem
deleteShare
deleteSave
LeakDiT: Diffusion Transformers for Trace-Augmented Side-Channel Analysis
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteLee, Insup; Bae, Daehyeon; Hong, Seokhie; Lee, Sangjin
deleteShare
deleteSave
FastTrackGPU: Static-AnalysisGuided Analytical Modeling for Softcore GPUs
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteAhn, Chihyo; Jeong, Shinnung; Cooper, Liam Paul; Han, Ruobing; Pu, Huanzhi; Parnenzini, Nicholas; Zhao, Jisheng; Tine, Blaise; Kim, Hyesoon
deleteShare
deleteSave
Xami: Expert-Aware Adaptive Compression for Mixture-of-Experts on Sparse Tensor Cores
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteUmeike, Johnson; Asgari, Bahar
deleteShare
deleteSave
Untangling the Low Accuracy of the Entangling Instruction Prefetcher
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteKalbande, Vedant; Panda, Biswabandan; Jimborean, Alexandra; Ros, Alberto
deleteShare
deleteSave
ReplayOpt: Optimizer-State Replay to Resolve Critical-Path Bottlenecks in Offloaded Training
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deleteBang, Seongtae; Park, Gyeongseo; Ryu, Kyeonghyeon; Kim, Daehoon
deleteShare
deleteSave
Capacity-Latency Tradeoffs in CXL Memory Expander at Hyperscale
deleteIEEE Computer Architecture Letters
IF1.4
delete2026-01-01
delete0
PREAI
deletePark, Haneul; Ayers, Grant; Kim, Nam Sung; Levis, Philip; Morris, Brian
deleteShare
deleteSave