logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
Back
P

Paolo Ienne

swiss federal institutes of technology domain

38H-index
320Paper Count
6.9KCitation Count
Published Papers 18
Publication Date
logo
Out with LSQs: Custom Circuits for Memory Access Reordering in Dynamic HLS
errPROCEEDINGS OF THE 2026 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, FPGA 2026
IF0
err2026-01-01
err0
PREAI
errPirayadi, Rouzbeh; Elakhras, Ayatallah; Stojilovic, Mirjana; Ienne, Paolo
errShare
errSave
Chext: A Domain-specific Language for Safe and Agile Elastic Dataflow Accelerators
errPROCEEDINGS OF THE 2026 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, FPGA 2026
IF0
err2026-01-01
err0
PREAI
errSonmez, Canberk; Shahawy, Mohamed; Ienne, Paolo
errShare
errSave
Exploring FPGA Switch-Blocks without Explicitly Listing Connectivity Patterns
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2024-02-12
err0
errOAAI
errNikolic, Stefan; Ienne, Paolo
errShare
errSave
Introduction to the Special Section on FPGA 2022
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2023-12-13
err0
PREAI
errIenne, Paolo
errShare
errSave
Resource Sharing in Dataflow Circuits
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2023-09-01
err0
PREAI
errJosipovic, Lana; Marmet, Axel; Guerrieri, Andrea; Ienne, Paolo
errShare
errSave
Detailed Placement for Dedicated LUT-Level FPGA Interconnect
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2022-12-09
err3
errOAAI
errNikolic, Stefan; Zgheib, Grace; Ienne, Paolo
errShare
errSave
Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2021-12-01
err1
errOAAI
errAsiatici, Mikhail; Ienne, Paolo
errShare
errSave
Buffer Placement and Sizing for High-Performance Dataflow Circuits
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2021-11-09
err0
errOAAI
errJosipovic, Lana; Sheikhha, Shabnam; Guerrieri, Andrea; Ienne, Paolo; Cortadella, Jordi
errShare
errSave
FPGA Architecture: Principles and Progression
errIEEE CIRCUITS AND SYSTEMS MAGAZINE
IF3.5
err2021-01-01
err11
PREAI
errJosipovic, Lana; Guerrieri, Andrea; Ienne, Paolo
errShare
errSave
Snap-On User-Space Manager for Dynamically Reconfigurable System-on-Chips
errIEEE ACCESS
IF3.6
err2019-01-01
err2
errOAAI
errGuerrieri, Andrea; Kashani-Akhavan, Sahand; Asiatic, Mikhail; Ienne, Paolo
errShare
errSave
Design Space Exploration of LDPC Decoders Using High-Level Synthesis
errIEEE ACCESS
IF3.6
err2017-01-01
err11
errOAAI
errAndrade, Joao; George, Nithin; Karras, Kimon; Novo, David; Pratas, Frederico; Sousa, Leonel; Ienne, Paolo; Falcao, Gabriel; Silva, Vitor
errShare
errSave
Virtualized Execution Runtime for FPGA Accelerators in the Cloud
errIEEE ACCESS
IF3.6
err2017-01-01
err70
errOAAI
errAsiatici, Mikhail; George, Nithin; Vipin, Kizheppatt; Fahmy, Suhaib A.; Ienne, Paolo
errShare
errSave
Guest Editors' Introduction: Special Section on Emerging Memory Technologies in Very Large Scale Computing and Storage Systems
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2016-04-01
err0
PREAI
errAsadi, Hossein; Ienne, Paolo; Sarbazi-Azad, Hamid
errShare
errSave
Automatic Application of Power Analysis Countermeasures
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2015-02-01
err25
PREAI
errBayrak, Ali Galip; Regazzoni, Francesco; Novo, David; Brisk, Philip; Standaert, Francois-Xavier; Ienne, Paolo
errShare
errSave
Introduction: Special Section on Computer Arithmetic
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2012-08-01
err0
PREAI
errAntelo, Elisardo; Hough, David; Ienne, Paolo
errShare
errSave
Compressor Tree Synthesis on Commercial High-Performance FPGAs
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2011-12-28
err29
PREAI
errParandeh-Afshar, Hadi; Neogy, Arkosnato; Brisk, Philip; Ienne, Paolo
errShare
errSave
An FPGA Logic Cell and Carry Chain Configurable as a 6:2 or 7:2 Compressor
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2009-09-01
err2
PREAI
errParandeh-Afshar, Hadi; Brisk, Philip; Ienne, Paolo
errShare
errSave
Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs
errACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS
IF2.8
err2009-06-01
err7
PREAI
errCevrero, Alessandro; Athanasopoulos, Panagiotis; Parandeh-Afshar, Hadi; Verma, Ajay K.; Attarzadeh-Niaki, Seyed-Hosein; Nicopoulos, Chrysostomos; Gurkaynak, Frank K.; Brisk, Philip; Leblebici, Yusuf; Ienne, Paolo
errShare
errSave

Research Directions

No research directions
Co-authors
Cooperation Journals
F
François‐Xavier Standaert
H-index: 65 · Papers: 459
Y
Yusuf Leblebici
H-index: 44 · Papers: 749
L
Leonel Sousa
H-index: 39 · Papers: 465
J
Jordi Cortadella
H-index: 36 · Papers: 282
F
Francesco Regazzoni
H-index: 35 · Papers: 231
View more