arrow
Back
A

Antonio Mastrandrea

sapienza university rome

12H-index
75Paper Count
426Citation Count
Published Papers 8
Publication Date
Eight-Bit Vector SoftFloat Extension for the RISC-V Spike Simulator
err2026-03-03
err0
errOAAI
errAndrea Marcelli; Abdallah Cheikh; Marcello Barbirotta; Antonio Mastrandrea; Francesco Menichelli; Mauro Olivieri
errShare
errSave
Fault tolerant voting circuits: A Dual-Modular-Redundancy approach for Single-Event-Transient mitigation
err2025-10-01
err0
errOAAI
errBarbirotta, Marcello; Angioli, Marco; Mastrandrea, Antonio; Menichelli, Francesco; Pisani, Marco; Olivieri, Mauro
errShare
errSave
Efficient Implementation of LinearUCB through Algorithmic Improvements and Vector Computing Acceleration for Embedded Learning Systems
err2025-07-11
err0
errOAAI
errMarco Angioli; Marcello Barbirotta; Abdallah Cheikh; Antonio Mastrandrea; Francesco Menichelli; Mauro Olivieri
errShare
errSave
Design, Implementation and Evaluation of a New Variable Latency Integer Division Scheme
err2024-07-01
err2
errOAAI
errAngioli, Marco; Barbirotta, Marcello; Cheikh, Abdallah; Mastrandrea, Antonio; Menichelli, Francesco; Jamili, Saeid; Olivieri, Mauro
errShare
errSave
A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection
err2024-01-01
err1
errOAAI
errVigli, Francesco; Barbirotta, Marcello; Cheikh, Abdallah; Menichelli, Francesco; Mastrandrea, Antonio; Olivieri, Mauro
errShare
errSave
Dynamic Triple Modular Redundancy in Interleaved Hardware Threads: An Alternative Solution to Lockstep Multi-Cores for Fault-Tolerant Systems
err2024-01-01
err2
errOAAI
errBarbirotta, Marcello; Menichelli, Francesco; Cheikh, Abdallah; Mastrandrea, Antonio; Angioli, Marco; Olivieri, Mauro
errShare
errSave
A Simple Microwave Imaging System for Food Product Inspection through a Symmetry-Based Microwave Imaging Approach
errSENSORS
IF3.5
err2023-12-24
err4
errOAAI
errBellizzi, Gennaro; Buzzin, Alessio; Crocco, Lorenzo; Mastrandrea, Antonio; Zeni, Noemi; Zumbo, Sabrina; Cavagnaro, Marta
errShare
errSave
Design and Evaluation of Buffered Triple Modular Redundancy in Interleaved-Multi-Threading Processors
err2022-01-01
err11
errOAAI
errBarbirotta, Marcello; Cheikh, Abdallah; Mastrandrea, Antonio; Menichelli, Francesco; Olivieri, Mauro
errShare
errSave