arrow
Back
P

Peter Y. K. Cheung

Imperial College London

39H-index
380Paper Count
6.2KCitation Count
Published Papers 21
Publication Date
ID: 4348379 MAPPING THE INVISIBLE: SPATIAL ERP MAPPING AS A TARGETABLE MARKER OF ARRHYTHMOGENIC SUBSTRATE
err2025-09-03
err0
errOAAI
errMoez Alnazeer; Peter Cheung; Ajay Tripuraneni; Greg Olsovsk; Javier E. Banchs
errShare
errSave
Verification and Fault Injection Platform Based on MTB Stimulus Generation Method for L2 Deep Market Quote Decoder
err2024-01-01
err0
errOAAI
errYu, Le; Liang, Zhiheng; Li, Yaqi; Zhang, Shiwei; Zhao, Yiren; Cheung, Peter Y. K.
errShare
errSave
Logic Shrinkage: Learned Connectivity Sparsification for LUT-Based Neural Networks
err2023-09-01
err0
PREAI
errWang, Erwei; Auffret, Marie; Stavrou, Georgios-Ilias; Cheung, Peter Y. K.; Constantinides, George A.; Abdelfattah, Mohamed S.; Davis, James J.
errShare
errSave
LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference
err2020-12-01
err34
errOAAI
errWang, Erwei; Davis, James J.; Cheung, Peter Y. K.; Constantinides, George A.
errShare
errSave
Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going
err2019-05-30
err130
errOAAI
errWang, Erwei; Davis, James J.; Zhao, Ruizhe; Ng, Ho-Cheung; Niu, Xinyu; Luk, Wayne; Cheung, Peter Y. K.; Constantinides, George A.
errShare
errSave
CypherDB: A Novel Architecture for Outsourcing Secure Database Processing
err2018-04-01
err6
PREAI
errChen, Bony H. K.; Cheung, Paul Y. S.; Cheung, Peter Y. K.; Kwok, Yu-Kwong
errShare
errSave
KAPow: High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs
err2018-01-09
err12
errOAAI
errDavis, James J.; Hung, Eddie; Levine, Joshua M.; Stott, Edward A.; Cheung, Peter Y. K.; Constantinides, George A.
errShare
errSave
Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems
err2014-12-29
err5
PREAI
errChau, Thomas C. P.; Niu, Xinyu; Eele, Alison; Maciejowski, Jan; Cheung, Peter Y. K.; Luk, Wayne
errShare
errSave
Adaptive Routing in Network-on-Chips Using a Dynamic-Programming Network
err2011-08-01
err58
errOAAI
errMak, Terrence; Cheung, Peter Y. K.; Lam, Kai-Pui; Luk, Wayne
errShare
errSave
Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods
err2010-12-01
err2
errOAAI
errKahoul, Asma; Smith, Alastair M.; Constantinides, George A.; Cheung, Peter Y. K.
errShare
errSave
Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study
err2010-04-01
err65
PREAI
errCope, Ben; Cheung, Peter Y. K.; Luk, Wayne; Howes, Lee
errShare
errSave
Robust Real-Time Super-Resolution on FPGA and an Application to Video Enhancement
err2009-09-01
err15
errOAAI
errAngelopoulou, Maria E.; Bouganis, Christos-Savvas; Cheung, Peter Y. K.; Constantinides, George A.
errShare
errSave
Self-Measurement of Combinatorial Circuit Delays in FPGAs
err2009-06-01
err47
PREAI
errWong, Justin S. J.; Sedcole, Pete; Cheung, Peter Y. K.
errShare
errSave
Id-1 activation of PI3K/Akt/NFκB signaling pathway and its significance in promoting survival of esophageal cancer cells
err2007-09-07
err109
errOAAI
errLi, Bin; Cheung, Pak Yan; Wang, Xianghong; Tsao, Sai Wah; Ling, Ming Tat; Wong, Yong Chuan; Cheung, Annie L. M.
errShare
errSave
Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits
err2006-05-01
err22
errOAAI
errCaffarena, Gabriel; Constantinides, George A.; Cheung, Peter Y. K.; Carreras, Carlos; Nieto-Taladriz, Octavio
errShare
errSave
A Gaussian noise generator for hardware-based simulations
err2004-12-01
err66
PREAI
errLee, DU; Luk, W; Villasenor, JD; Cheung, PYK
errShare
errSave