logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
Back
D

Davide Zoni

Politecnico di Milano

16H-index
105Paper Count
686Citation Count
Published Papers 18
Publication Date
logo
Deep Learning on RISC-V Platforms at the Edge: A Perspective on the Hardware and Software Support
errACM Computing Surveys
IF28
err2025-11-20
err0
errOAAI
errGiovanni Agosta; Andrea Galimberti; Davide Zoni
errShare
errSave
Omega: A Hardware-Software Framework for Complete Design Space Exploration of FPGA-Based Heterogeneous Multi-Core SoCs
errIEEE Transactions on Computers
IF3.8
err2025-10-23
err0
PREAI
errGabriele Montanaro; Andrea Galimberti; Davide Zoni
errShare
errSave
FARMER: Online-Learning-Based Workload Consolidation on Large FPGAs Accelerated With Dynamic Partial Reconfiguration
errIEEE Transactions on Very Large Scale Integration (VLSI) Systems
IF3.1
err2025-08-06
err0
PREAI
errGabriele Montanaro; Francesco Trovò; Davide Zoni
errShare
errSave
A Deep Learning-Assisted Template Attack Against Dynamic Frequency Scaling Countermeasures
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2025-01-01
err0
errOAAI
errGalli, Davide; Lattari, Francesco; Matteucci, Matteo; Zoni, Davide
errShare
errSave
Design-time methodology for optimizing mixed-precision CPU architectures on FPGA
errJOURNAL OF SYSTEMS ARCHITECTURE
IF4.1
err2024-10-01
err6
errOAAI
errDenisov, Lev; Galimberti, Andrea; Cattaneo, Daniele; Agosta, Giovanni; Zoni, Davide
errShare
errSave
A Survey on Run-time Power Monitors at the Edge
errACM COMPUTING SURVEYS
IF28
err2023-07-17
err2
errOAAI
errZoni, Davide; Galimberti, Andrea; Fornaciari, William
errShare
errSave
Gated-CNN: Combating NBTI and HCI aging effects in on-chip activation memories of Convolutional Neural Network accelerators
errJOURNAL OF SYSTEMS ARCHITECTURE
IF4.1
err2022-07-01
err4
errOAAI
errMunoz, Nicolas Landeros; Valero, Alejandro; Tejero, Ruben Gran; Zoni, Davide
errShare
errSave
Cost-effective fixed-point hardware support for RISC-V embedded systems
errJOURNAL OF SYSTEMS ARCHITECTURE
IF4.1
err2022-05-01
err9
errOAAI
errZoni, Davide; Galimberti, Andrea
errShare
errSave
Efficient and Scalable FPGA Design of GF(2m) Inversion for Post-Quantum Cryptosystems
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2022-01-01
err7
errOAAI
errGalimberti, Andrea; Montanaro, Gabriele; Zoni, Davide
errShare
errSave
Automatic identification and hardware implementation of a resource-constrained power model for embedded systems
errSUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS
IF5.7
err2021-03-01
err5
errOAAI
errCremona, Luca; Fornaciari, William; Zoni, Davide
errShare
errSave
An FPU design template to optimize the accuracy-efficiency-area trade-off
errSUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS
IF5.7
err2021-03-01
err10
errOAAI
errZoni, Davide; Galimberti, Andrea; Fornaciari, William
errShare
errSave
All-Digital Control-Theoretic Scheme to Optimize Energy Budget and Allocation in Multi-Cores
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2020-05-01
err8
errOAAI
errZoni, Davide; Cremona, Luca; Fornaciari, William
errShare
errSave
All-Digital Energy-Constrained Controller for General-Purpose Accelerators and CPUs
errIEEE EMBEDDED SYSTEMS LETTERS
IF2
err2020-03-01
err10
errOAAI
errZoni, Davide; Cremona, Luca; Fornaciari, William
errShare
errSave
Flexible and Scalable FPGA-Oriented Design of Multipliers for Large Binary Polynomials
errIEEE ACCESS
IF3.6
err2020-01-01
err27
errOAAI
errZoni, Davide; Galimberti, Andrea; Fornaciari, William
errShare
errSave
Efficient and Scalable FPGA-Oriented Design of QC-LDPC Bit-Flipping Decoders for Post-Quantum Cryptography
errIEEE ACCESS
IF3.6
err2020-01-01
err14
errOAAI
errZoni, Davide; Galimberti, Andrea; Fornaciari, William
errShare
errSave
BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers
errJOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING
IF4
err2017-06-01
err17
errOAAI
errZoni, Davide; Canidio, Andrea; Fornaciari, William; Englezakis, Panayiotis; Nicopoulos, Chrysostomos; Sazeides, Yiannakis
errShare
errSave
CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs
errIEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
IF6
err2016-06-01
err19
errOAAI
errZoni, Davide; Flich, Jose; Fornaciari, William
errShare
errSave
A control-based methodology for power-performance optimization in NoCs exploiting DVFS
errJOURNAL OF SYSTEMS ARCHITECTURE
IF4.1
err2015-05-01
err2
errOAAI
errZoni, Davide; Terraneo, Federico; Fornaciari, William
errShare
errSave

Research Directions

No research directions
Co-authors
Cooperation Journals
M
Matteo Matteucci
H-index: 40 · Papers: 516
W
William Fornaciari
H-index: 28 · Papers: 350
C
Chrysostomos Nicopoulos
H-index: 25 · Papers: 144
G
Giovanni Agosta
H-index: 20 · Papers: 182
Y
Yiannakis Sazeides
H-index: 18 · Papers: 96
View more