logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
Back
L

Leibo Liu

tsinghua university

42H-index
551Paper Count
7.8KCitation Count
Published Papers 96
Publication Date
logo
HUTAO: A Reconfigurable Homomorphic Processing UniT With Cache-Aware Operation Scheduling
errIEEE Journal of Solid-State Circuits
IF5.6
err2026-02-10
err0
PREAI
errSijia Lu; Wenping Zhu; Bohan Yang; Jiajun Yang; Tongwei Dai; Chen Chen; Xiangdong Han; Jinjiang Yang; Hanning Wang; Min Zhu; Shaojun Wei; Aoyang Zhang; Leibo Liu
errShare
errSave
SiWB: A 28-nm 800-MHz 4.2-to-14.2-Gb/s/W Configurable Multi-Core Architecture for White-Box Block Cipher With Area-Efficient Random Linear Transformation and Load-Aware Inter-Core Scheduling
errIEEE Journal of Solid-State Circuits
IF5.6
err2026-01-28
err0
PREAI
errXiangren Chen; Bohan Yang; Wenping Zhu; Hanning Wang; Jinjiang Yang; Min Zhu; Aoyang Zhang; Leibo Liu
errShare
errSave
A 77.35 TOPS/W Transformer Processor Exploiting Multi-Scope Similarity in Attention Computing
errIEEE Journal of Solid-State Circuits
IF5.6
err2025-12-10
err0
PREAI
errYang Wang; Yubin Qin; Dazheng Deng; Xiaolong Yang; Zhiren Zhao; Ruiqi Guo; Zhiheng Yue; Leibo Liu; Shaojun Wei; Yang Hu; Shouyi Yin
errShare
errSave
A 28-nm Software-Defined Accelerator Chip With Circuit-Pipeline Scaling and Intrinsic Physical Unclonable Function Enabling Secure Configuration
errIEEE Journal of Solid-State Circuits
IF5.6
err2025-08-01
err0
PREAI
errJianfeng Zhu; Bohan Yang; Longlong Chen; Jinyi Chen; Yong Zhang; Liangwei Li; Liwei Zhang; Hanning Wang; Shaojun Wei; Leibo Liu
errShare
errSave
EDWAC: A Deadlock-Free Scheme for Compiling Whole Programs Onto Dynamically Reconfigurable Dataflow Architectures
errIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF2.9
err2025-05-21
err0
PREAI
errJinyi Chen; Jianfeng Zhu; Xingchen Man; Guihuan Song; Zijiao Ma; Shanxin Chen; Chunyang Feng; Yang Liu; Shaojun Wei; Leibo Liu
errShare
errSave
A 28-nm 239-bp/μJ Agile Pangenome Analysis Accelerator for Multi-Scheme Read Mapping
errIEEE Journal of Solid-State Circuits
IF5.6
err2025-01-01
err0
PREAI
errYichi Zhang; Jianfeng Zhu; Liangwei Li; Gang Zeng; Dibei Chen; Tairan Zhang; Yeyang Deng; Zhicheng Gong; Aoyang Zhang; Yang Liu; Shaojun Wei; Leibo Liu
errShare
errSave
A Compact and Efficient Hardware Accelerator for RNS-CKKS En/Decoding and En/Decryption
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF4.9
err2025-01-01
err0
PREAI
errWang, Jianfei; Yang, Chen; Hou, Jia; Zhang, Fahong; Meng, Yishuo; Su, Yang; Liu, Leibo
errShare
errSave
Software-defined process-near-memory architecture using 3D hybrid bonding integration
errSCIENCE CHINA-INFORMATION SCIENCES
IF7.6
err2024-12-17
err0
PREAI
errXu, Anlin; Deng, Chenchen; Zhu, Jianfeng; Wang, Yao; Wei, Shaojun; Liu, Leibo
errShare
errSave
CATCAM: a 28 nm constant-time alteration TCAM enabling less than 50 ns update latency
errSCIENCE CHINA-INFORMATION SCIENCES
IF7.6
err2024-03-26
err0
PREAI
errDeng, Chenchen; Xiong, Tianzhu; Li, Zhaoshi; Liu, Zhiwei; Wang, Yao; Zhu, Jianfeng; Yang, Jun; Wei, Shaojun; Liu, Leibo
errShare
errSave
Learning the Error Features of Approximate Multipliers for Neural Network Applications
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2024-03-01
err2
PREAI
errMo, Hai; Wu, Yong; Jiang, Honglan; Ma, Zining; Lombardi, Fabrizio; Han, Jie; Liu, Leibo
errShare
errSave
A High-Performance Genomic Accelerator for Accurate Sequence-to-Graph Alignment Using Dynamic Programming Algorithm
errIEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
IF6
err2024-02-01
err1
PREAI
errZeng, Gang; Zhu, Jianfeng; Zhang, Yichi; Chen, Ganhui; Yuan, Zhenhai; Wei, Shaojun; Liu, Leibo
errShare
errSave
Hardware-Efficient Logarithmic Floating-Point Multipliers for Error-Tolerant Applications
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2024-01-01
err5
PREAI
errNiu, Zijing; Zhang, Tingting; Jiang, Honglan; Cockburn, Bruce F.; Liu, Leibo; Han, Jie
errShare
errSave
GEM: Ultra-Efficient Near-Memory Reconfigurable Acceleration for Read Mapping by Dividing and Predictive Scattering
errIEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
IF6
err2023-12-01
err0
PREAI
errChen, Longlong; Zhu, Jianfeng; Peng, Guiqiang; Liu, Mingxu; Wei, Shaojun; Liu, Leibo
errShare
errSave
STAR: An STGCN ARchitecture for Skeleton-Based Human Action Recognition
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2023-06-01
err9
PREAI
errWu, Weiwei; Tu, Fengbin; Niu, Mengqi; Yue, Zhiheng; Liu, Leibo; Wei, Shaojun; Li, Xiangyu; Hu, Yang; Yin, Shouyi
errShare
errSave
Reconfigurability, Why It Matters in AI Tasks Processing: A Survey of Reconfigurable AI Chips
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2023-03-01
err6
PREAI
errWei, Shaojun; Lin, Xinhan; Tu, Fengbin; Wang, Yang; Liu, Leibo; Yin, Shouyi
errShare
errSave
SPCIM: Sparsity-Balanced Practical CIM Accelerator With Optimized Spatial-Temporal Multi-Macro Utilization
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2023-01-01
err5
PREAI
errWang, Yiqi; Tu, Fengbin; Liu, Leibo; Wei, Shaojun; Xie, Yuan; Yin, Shouyi
errShare
errSave
Characterizing Approximate Adders and Multipliers for Mitigating Aging and Temperature Degradations
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2022-11-01
err2
PREAI
errHernandez Santiago, Francisco Javier; Jiang, Honglan; Amrouch, Hussam; Gerstlauer, Andreas; Liu, Leibo; Han, Jie
errShare
errSave
SWPU: A 126.04 TFLOPS/W Edge-Device Sparse DNN Training Processor With Dynamic Sub-Structured Weight Pruning
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2022-10-01
err5
PREAI
errWang, Yang; Qin, Yubin; Liu, Leibo; Wei, Shaojun; Yin, Shouyi
errShare
errSave
GQNA: Generic Quantized DNN Accelerator With Weight-Repetition-Aware Activation Aggregating
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2022-10-01
err12
PREAI
errYang, Jianxun; Tu, Fengbin; Li, Yixuan; Wang, Yiqi; Liu, Leibo; Wei, Shaojun; Yin, Shouyi
errShare
errSave
BR-CIM: An Efficient Binary Representation Computation-In-Memory Design
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2022-10-01
err8
PREAI
errYue, Zhiheng; Wang, Yabing; Qin, Yubin; Liu, Leibo; Wei, Shaojun; Yin, Shouyi
errShare
errSave

Research Directions

No research directions
Co-authors
Cooperation Journals
左明健 cover
左明健 (Ming J. Zuo)
H-index: 90 · Papers: 623
Y
Yuan Xie
H-index: 81 · Papers: 868
王
王栋 (Dong Wang)
H-index: 67 · Papers: 878
F
Fabrizio Lombardi
H-index: 67 · Papers: 940
Y
Yike Guo
H-index: 66 · Papers: 669
View more