arrow
Back
J

Josep Torrellas

University of Illinois System

63H-index
650Paper Count
1.4WCitation Count
Published Papers 16
Publication Date
GRANII: Selection and Ordering of Primitives in GRAph Neural Networks using Input Inspection
err2026-01-01
err0
PREAI
errLenadora, Damitha; Sathia, Vimarsh; Gerogiannis, Gerasimos; Yesil, Serif; Torrellas, Josep; Mendis, Charith
errShare
errSave
Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication
err2020-05-01
err25
errOAAI
errTimoneda, Xavier; Abadal, Sergi; Franques, Antonio; Manessis, Dionysios; Zhou, Jin; Torrellas, Josep; Alarcon, Eduard; Cabellos-Aparicio, Albert
errShare
errSave
Control Systems for Computing Systems: Making computers efficient with modular, coordinated, and robust control
err2020-04-01
err6
errOAAI
errPradyumna, Pothukuchi Raghavendra; Pothukuchi, Sweta Yamini; Voulgaris, Petros G.; Torrellas, Josep
errShare
errSave
Medium Access Control in Wireless Network-on-Chip: A Context Analysis
err2018-06-01
err48
errOAAI
errAbadal, Sergi; Mestres, Albert; Torrellas, Josep; Alarcon, Eduard; Cabellos-Aparicio, Albert
errShare
errSave
OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture
err2018-03-01
err37
errOAAI
errAbadal, Sergi; Torrellas, Josep; Alarcon, Eduard; Cabellos-Aparicio, Albert
errShare
errSave
errShare
errSave
The Bulk Multicore Architecture for Improved Programmability
err2009-12-01
err7
PREAI
errTorrellas, Josep; Ceze, Luis; Tuck, James; Cascaval, Calin; Montesinos, Pablo; Ahn, Wonsun; Prvulovic, Milos
errShare
errSave
Two Hardware-Based Approaches for Deterministic Multiprocessor Replay
err2009-06-01
err24
errOAAI
errHower, Derek R.; Montesinos, Pablo; Ceze, Luis; Hill, Mark D.; Torrellas, Josep
errShare
errSave
errShare
errSave
errShare
errSave
From Colocation to Exfiltration: Practical Cache Side-Channel Attacks in the Modern Public Cloud
err
err0
PREAI
errZirui Neil Zhao; Adam Morrison; Christopher W. Fletcher; Josep Torrellas
errShare
errSave