Not logged in
Share
Save
Share
Save
Share
Save
Share
Save
Share
SaveA 0.99-pJ/b 10-Gb/s Receiver With Fast Recovery From Sleep Mode Under Voltage Drift
Lee, Kwang-Hoon; Park, Jung-Hun; Lee, Yongjae; Song, Yeonggeun; Roh, Seungha; Shim, Minkyo; Song, Yoonho; Jung, Woosong; Hwang, Young-Ha; Oh, Jonghyun; Choi, Woo-Seok; Jeong, Deog-Kyoon
Share
Save
Share
Save
Share
Save
Share
Save
Share
Save
Share
SaveA 32-Gb/s PAM4-Binary Bridge With Sampler Offset Cancellation for Memory Testing
Yun, Daeho; Lee, Eonhui; Jung, Woosong; Kim, Kahyun; Beak, Kyung-Min; Kim, Jihee; Lee, Hyun-Bae; Ko, Byeongseon; Choi, Woo-Seok; Jeong, Deog-Kyoon
Share
Save
Share
SaveA 2.5-32 Gb/s Gen 5-PCIe Receiver With Multi-Rate CDR Engine and Hybrid DFE
Choi, Moon-Chul; Lee, Sanghee; Roh, Seungha; Lee, Kwangho; Oh, Jonghyun; Kim, Sungwoo; Kim, Kwandong; Choi, Woo-Seok; Kim, Jaeha; Jeong, Deog-Kyoon
Share
Save
Share
SaveA Clock Distribution Scheme Insensitive to Supply Voltage Drift With Self-Adjustment of Clock Buffer Delay
Shin, Soyeong; Lee, Yongjae; Park, Jiheon; Kang, Ji-Hyo; Kim, Kyunghoon; Kwon, Dae-Han; Lee, Sangkwon; Jang, Jieun; Cho, Joo-Hwan; Jeong, Deog-Kyoon
Share
Save
Share
Save
Share
Save
Share
Save
Share
Save