Canyam
AI summaries for academic research
Home
Preprint
Subscribe
Favorites
Tools
Analysis
Summary
Not logged in
Back
R
Rolf Drechsler
university of bremen
56
H-index
1.5K
Paper Count
1.7W
Citation Count
0
Related Insights
Subscribe
Published Papers
35
Publication Date
Publication Date
Impact Factor
Citations
veriSiM: Formal Verification of SPICE Netlists for MAGIC-Based Logic-in-Memory
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF
2.9
2026-02-01
0
PRE
AI
Jha, Chandan Kumar; Singh, Simranjeet; Qayyum, Khushboo; Bende, Ankit; Hassan, Muhammad; Rana, Vikas; Merchant, Farhad; Drechsler, Rolf
Share
Save
Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity
ACM Transactions on Design Automation of Electronic Systems
IF
2
2026-01-01
0
PRE
AI
Nadeem, Mohamed; Muller, Luca; Jha, Chandan Kumar; Drechsler, Rolf
Share
Save
Comparing Methods for the Cross-Level Verification of SystemC Peripherals With Symbolic Execution
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IF
2.9
2025-12-05
0
OA
AI
Karl Aaron Rudkowski; Sallar Ahmadi-Pour; Rolf Drechsler
Share
Save
LLM-assisted Bug Identification and Correction for Verilog HDL
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
IF
2
2025-11-01
0
PRE
AI
Qayyum, Khushboo; Jha, Chandan Kumar; Ahmadi-Pour, Sallar; Hassan, Muhammad; Drechsler, Rolf
Share
Save
Polynomial formal verification parameterized by cutwidth properties of a circuit using Boolean satisfiability
MICROPROCESSORS AND MICROSYSTEMS
IF
2.6
2025-09-01
0
OA
AI
Mueller, Luca; Drechsler, Rolf
Share
Save
Efficient Evolution of Variable Ordering for Binary Decision Diagram Optimization
IEEE Transactions on Evolutionary Computation
IF
12
2025-05-14
0
PRE
AI
Rune Krauss; Rolf Drechsler
Share
Save
Polynomial Formal Verification of Multi-Valued Approximate Circuits Within Constant Cutwidth
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2025-03-01
0
PRE
AI
Nadeem, Mohamed; Jha, Chandan Kumar; Drechsler, Rolf
Share
Save
Automated polynomial formal verification using generalized binary decision diagram patterns
PHILOSOPHICAL TRANSACTIONS OF THE ROYAL SOCIETY A-MATHEMATICAL PHYSICAL AND ENGINEERING SCIENCES
IF
3.7
2025-01-16
0
PRE
AI
Schnieber, Martha; Drechsler, Rolf
Share
Save
veriSIMPLER: An Automated Formal Verification Methodology for SIMPLER MAGIC Design Style Based In-Memory Computing
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2024-09-01
1
PRE
AI
Jha, Chandan Kumar; Qayyum, Khushboo; Coskun, Kemal Caglar; Singh, Simranjeet; Hassan, Muhammad; Leupers, Rainer; Merchant, Farhad; Drechsler, Rolf
Share
Save
cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2024-07-01
3
PRE
AI
Jha, Chandan Kumar; Hassan, Muhammad; Drechsler, Rolf
Share
Save
Correct and Verify-CAV: Exploiting Binary Decision Diagrams to Enable Formal Verification of Approximate Adders With Correct Carry Bits
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF
5.2
2024-01-01
0
PRE
AI
Jha, Chandan Kumar; Qayyum, Khushboo; Hassan, Muhammad; Drechsler, Rolf
Share
Save
MARADIV: Library of MAGIC-Based Approximate Restoring Array Divider Benchmark Circuits for In-Memory Computing Using Memristors
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF
4.9
2023-07-01
2
PRE
AI
Jha, Chandan Kumar; Ahmadi-Pour, Sallar; Drechsler, Rolf
Share
Save
Specification-Based Symbolic Execution for Stateful Network Protocol Implementations in IoT
IEEE INTERNET OF THINGS JOURNAL
IF
8.9
2023-06-01
3
PRE
AI
Tempel, Soeren; Herdt, Vladimir; Drechsler, Rolf
Share
Save
The MicroRV32 framework: An accessible and configurable open source RISC-V cross-level platform for education and research
JOURNAL OF SYSTEMS ARCHITECTURE
IF
4.1
2022-12-01
10
PRE
AI
Ahmadi-Pour, Sallar; Herdt, Vladimir; Drechsler, Rolf
Share
Save
Feed-Forward learning algorithm for resistive memories
JOURNAL OF SYSTEMS ARCHITECTURE
IF
4.1
2022-10-01
1
PRE
AI
Yadav, Dev Narayan; Thangkhiew, Phrangboklang Lyngton; Datta, Kamalika; Chakraborty, Sandip; Drechsler, Rolf; Sengupta, Indranil
Share
Save
SymEx-VP: An open source virtual prototype for OS-agnostic concolic testing of IoT firmware
JOURNAL OF SYSTEMS ARCHITECTURE
IF
4.1
2022-05-01
6
OA
AI
Tempel, Soeren; Herdt, Vladimir; Drechsler, Rolf
Share
Save
CoMIC: Complementary Memristor based in-memory computing in 3D architecture
JOURNAL OF SYSTEMS ARCHITECTURE
IF
4.1
2022-05-01
7
PRE
AI
Lalchhandama, F.; Datta, Kamalika; Chakraborty, Sandip; Drechsler, Rolf; Sengupta, Indranil
Share
Save
Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges
SCIENCE CHINA-INFORMATION SCIENCES
IF
7.6
2021-12-23
3
OA
AI
Herdt, Vladimir; Drechsler, Rolf
Share
Save
Work-in-Progress: Early Power Estimation of CUDA-based CNNs on GPGPUs
2021 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS 2021)
IF
0
2021-10-02
4
PRE
AI
Metz, Christopher A.; Goli, Mehran; Drechsler, Rolf
Share
Save
Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform
JOURNAL OF SYSTEMS ARCHITECTURE
IF
4.1
2021-06-01
2
OA
AI
Herdt, Vladimir; Grosse, Daniel; Tempel, Soeren; Drechsler, Rolf
Share
Save
Research Directions
No research directions
Co-authors
Cooperation Journals
L
Lutz Mädler
H-index: 68 · Papers: 319
R
Ramesh Karri
H-index: 61 · Papers: 650
R
Robert Wille
H-index: 47 · Papers: 915
R
Rainer Leupers
H-index: 41 · Papers: 643
T
Thomas Wriedt
H-index: 39 · Papers: 267
View more
.png){kind=icon}
.png){kind=icon}
Not logged in.png){kind=icon}
Not logged in.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
